index
:
external_llvm.git
replicant-6.0
Unnamed repository; edit this file 'description' to name the repository.
git repository hosting
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
lib
/
CodeGen
/
MachineScheduler.cpp
Commit message (
Expand
)
Author
Age
Files
Lines
...
*
misched: Allow subtargets to enable misched and dependent options.
Andrew Trick
2012-11-13
1
-2
/
+2
*
misched: rename interfaceto avoid gcc warnings
Andrew Trick
2012-11-12
1
-2
/
+1
*
misched: Target-independent support for MacroFusion.
Andrew Trick
2012-11-12
1
-5
/
+61
*
misched: Target-independent support for load/store clustering.
Andrew Trick
2012-11-12
1
-12
/
+176
*
misched: Infrastructure for weak DAG edges.
Andrew Trick
2012-11-12
1
-8
/
+18
*
Silence GCC warning about falling off the end of a non-void function.
Benjamin Kramer
2012-11-09
1
-0
/
+1
*
misched: Heuristics based on the machine model.
Andrew Trick
2012-11-07
1
-146
/
+762
*
misched: Rename RemainingCount to avoid confusion with remaining resources.
Andrew Trick
2012-11-06
1
-6
/
+6
*
misched: Added handleMove support for updating all kill flags, not just for a...
Andrew Trick
2012-10-16
1
-1
/
+1
*
misched: ILP scheduler for experimental heuristics.
Andrew Trick
2012-10-15
1
-20
/
+104
*
misched: Use the TargetSchedModel interface wherever possible.
Andrew Trick
2012-10-10
1
-10
/
+20
*
misched: avoid scheduling an instruction twice.
Andrew Trick
2012-10-08
1
-25
/
+29
*
misched: add a hook for custom DAG postprocessing.
Andrew Trick
2012-09-14
1
-0
/
+9
*
Release build: guard dump functions with
Manman Ren
2012-09-11
1
-1
/
+1
*
Reorganize MachineScheduler interfaces and publish them in the header.
Andrew Trick
2012-09-11
1
-256
/
+100
*
Release build: guard dump functions with "ifndef NDEBUG"
Manman Ren
2012-09-06
1
-0
/
+2
*
Simplify the computeOperandLatency API.
Andrew Trick
2012-08-23
1
-10
/
+8
*
Add a getName function to MachineFunction. Use it in places that previously d...
Craig Topper
2012-08-22
1
-1
/
+1
*
Fix a typo (the the => the)
Sylvestre Ledru
2012-07-23
1
-1
/
+1
*
I'm introducing a new machine model to simultaneously allow simple
Andrew Trick
2012-07-07
1
-1
/
+2
*
misched: allow NULL InstrItineraries.
Andrew Trick
2012-07-02
1
-0
/
+1
*
misched: avoid scheduling instructions that can't be dispatched.
Andrew Trick
2012-06-29
1
-6
/
+29
*
misched: count micro-ops toward the issue limit.
Andrew Trick
2012-06-29
1
-10
/
+19
*
Guard private fields that are unused in Release builds with #ifndef NDEBUG.
Benjamin Kramer
2012-06-16
1
-1
/
+7
*
Move RegisterClassInfo.h.
Andrew Trick
2012-06-06
1
-1
/
+1
*
Move RegisterPressure.h.
Andrew Trick
2012-06-06
1
-1
/
+1
*
misched: API for minimum vs. expected latency.
Andrew Trick
2012-06-05
1
-31
/
+81
*
misched: comments from code review.
Andrew Trick
2012-06-05
1
-3
/
+3
*
misched: trace formatting
Andrew Trick
2012-05-25
1
-6
/
+5
*
Silence unused variable warnings from when assertions are disabled.
Kaelyn Uhrain
2012-05-24
1
-0
/
+2
*
misched: Use the same scheduling heuristics with -misched-topdown/bottomup.
Andrew Trick
2012-05-24
1
-2
/
+16
*
misched: Trace regpressure.
Andrew Trick
2012-05-24
1
-2
/
+4
*
misched: Give each ReadyQ a unique ID
Andrew Trick
2012-05-24
1
-36
/
+45
*
misched: Added ScoreboardHazardRecognizer.
Andrew Trick
2012-05-24
1
-49
/
+232
*
misched: Release bottom roots in reverse order.
Andrew Trick
2012-05-24
1
-9
/
+23
*
misched: rename ReadyQ class
Andrew Trick
2012-05-24
1
-8
/
+9
*
misched: copy comments so compareRPDelta is readable by itself.
Andrew Trick
2012-05-24
1
-1
/
+4
*
comments
Andrew Trick
2012-05-17
1
-2
/
+3
*
misched: trace ReadyQ.
Andrew Trick
2012-05-17
1
-0
/
+8
*
misched: Added 3-level regpressure back-off.
Andrew Trick
2012-05-17
1
-36
/
+184
*
comment
Andrew Trick
2012-05-17
1
-2
/
+0
*
misched: fix liveness iterators
Andrew Trick
2012-05-17
1
-10
/
+16
*
misched: Print machineinstrs with -debug-only=misched
Andrew Trick
2012-05-10
1
-0
/
+2
*
misched: tracing register pressure heuristics.
Andrew Trick
2012-05-10
1
-6
/
+22
*
misched: Add register pressure backoff to ConvergingScheduler.
Andrew Trick
2012-05-10
1
-38
/
+144
*
misched: Release only unscheduled nodes into ReadyQ.
Andrew Trick
2012-05-10
1
-2
/
+8
*
misched: Added ReadyQ container wrapper for Top and Bottom Queues.
Andrew Trick
2012-05-10
1
-11
/
+44
*
misched: Introducing Top and Bottom register pressure trackers during schedul...
Andrew Trick
2012-05-10
1
-10
/
+71
*
Fix a naughty header include that breaks "installed" builds.
Andrew Trick
2012-04-24
1
-2
/
+12
*
misched: try (not too hard) to place debug values where they belong
Andrew Trick
2012-04-24
1
-0
/
+25
[prev]
[next]