aboutsummaryrefslogtreecommitdiffstats
path: root/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp
Commit message (Expand)AuthorAgeFilesLines
* Fix a bug in the code which re-inserts DBG_VALUE nodes after scheduling;Dan Gohman2010-07-101-1/+3
* Reapply bottom-up fast-isel, with several fixes for x86-32:Dan Gohman2010-07-101-8/+5
* --- Reverse-merging r107947 into '.':Bob Wilson2010-07-091-5/+8
* Re-apply bottom-up fast-isel, with fixes. Be very careful to avoid emittingDan Gohman2010-07-091-8/+5
* grammar tweak in comment.Jim Grosbach2010-06-301-1/+1
* Add a VT argument to getMinimalPhysRegClass and replace the copy related usesRafael Espindola2010-06-291-1/+1
* Remove variables which are assigned to but for which the valueDuncan Sands2010-06-251-8/+1
* It's possible that a flag is added to the SDNode that points back to theBill Wendling2010-06-241-11/+19
* MorphNodeTo doesn't preserve the memory operands. Because we're morphing a nodeBill Wendling2010-06-231-0/+21
* Use A.append(...) instead of A.insert(A.end(), ...) when A is aDan Gohman2010-06-211-1/+1
* Code refactoring, no functionality changes.Evan Cheng2010-06-101-82/+83
* Fix some latency computation bugs: if the use is not a machine opcode do not ...Evan Cheng2010-05-281-6/+15
* Allow targets more controls on what nodes are scheduled by reg pressure, what...Evan Cheng2010-05-201-0/+20
* Add a hybrid bottom up scheduler that reduce register usage while avoidingEvan Cheng2010-05-201-1/+36
* Code clean up.Evan Cheng2010-05-191-7/+7
* Get rid of the EdgeMapping map. Instead, just check for BasicBlockDan Gohman2010-05-011-4/+3
* EmitDbgValue doesn't need its EdgeMapping argument.Dan Gohman2010-04-301-7/+6
* Add DBG_VALUE handling for byval parameters; thisDale Johannesen2010-04-261-3/+14
* - Move TargetLowering::EmitTargetCodeForFrameDebugValue to TargetInstrInfo an...Evan Cheng2010-04-261-12/+17
* Fix -Wcast-qual warnings.Dan Gohman2010-04-171-2/+2
* Scheduler assumes SDDbgValue nodes are in source order. That's true currently...Evan Cheng2010-03-251-0/+8
* Remove a fixme that doesn't make sense any more.Evan Cheng2010-03-251-2/+0
* Change how dbg_value sdnodes are converted into machine instructions. Their p...Evan Cheng2010-03-251-16/+115
* Rename SDDbgValue.h to SDNodeDbgValue.h for consistency.Evan Cheng2010-03-141-1/+1
* Progress towards shepherding debug info through SelectionDAG.Dale Johannesen2010-03-101-0/+19
* Change the scheduler from adding nodes in allnodes orderChris Lattner2010-02-241-2/+14
* Enable pre-regalloc scheduling load clustering by default.Evan Cheng2010-01-221-7/+1
* Teach pre-regalloc scheduler to schedule loads from nearby addresses. It may ...Evan Cheng2010-01-221-0/+130
* Change errs() to dbgs().David Greene2010-01-051-4/+4
* Changes from review:Bill Wendling2009-12-181-6/+0
* Reapply r91392, it was only unmasking the bug, and since TOT is still broken ...Daniel Dunbar2009-12-161-0/+6
* Revert "Initial work on disabling the scheduler. This is a work in progress, andDaniel Dunbar2009-12-161-6/+0
* Initial work on disabling the scheduler. This is a work in progress, and thisBill Wendling2009-12-151-0/+6
* Create a new InstrEmitter class for translating SelectionDAG nodesDan Gohman2009-10-101-26/+42
* The ScheduleDAG framework now requires an AliasAnalysis argument, thoughDan Gohman2009-10-091-1/+1
* Improve MachineMemOperand handling.Dan Gohman2009-09-251-13/+3
* Remove some not-really-used variables, as warnedDuncan Sands2009-09-061-2/+0
* Use the schedule itinerary operand use/def cycle information to adjust depend...David Goodwin2009-08-191-4/+9
* Add callback to allow target to adjust latency of schedule dependency edge.David Goodwin2009-08-131-2/+10
* Split EVT into MVT and EVT, the former representing _just_ a primitive type, ...Owen Anderson2009-08-111-8/+8
* Rename MVT to EVT, in preparation for splitting SimpleValueType out into its ...Owen Anderson2009-08-101-9/+9
* Move more to raw_ostream, provide support for writing MachineBasicBlock,Daniel Dunbar2009-07-241-4/+4
* Revert 72707 and 72709, for the moment.Dale Johannesen2009-06-021-7/+0
* Make the implicit inputs and outputs of target-independentDale Johannesen2009-06-011-0/+7
* Don't set SUnit::hasPhysRegDefs to true unless the defs areDan Gohman2009-03-231-1/+4
* Add a new bit to SUnit to record whether a node has implicit physregDan Gohman2009-03-231-3/+6
* Simplify this code; use a while instead of an if and a do-while.Dan Gohman2009-03-201-9/+6
* When scheduling a block in parts, keep track of the overallDan Gohman2009-02-111-0/+8
* Move ScheduleDAGSDNodes.h to be a private header. Front-endsDan Gohman2009-02-061-1/+1
* CreateVirtualRegisters does trivial copy coalescing. If a node def is used by...Evan Cheng2009-01-161-0/+1