aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/ARM/ARMCallingConv.td
Commit message (Expand)AuthorAgeFilesLines
* Update aosp/master LLVM for rebase to r230699.Stephen Hines2015-03-231-1/+1
* Update LLVM for 3.5 rebase (r209712).Stephen Hines2014-05-291-0/+3
* Update to LLVM 3.5a.Stephen Hines2014-04-241-4/+12
* ARM: support interrupt attributeTim Northover2013-10-011-1/+21
* Have ARMBaseRegisterInfo::getCallPreservedMask return the 'correct' mask for ...Stephen Lin2013-07-031-6/+0
* Fix for 5.5 Parameter Passing --> Stage C:Stepan Dyatkovskiy2013-04-221-2/+1
* Add CodeGen support for functions that always return arguments via a new para...Stephen Lin2013-04-201-0/+11
* Mark the Int_eh_sjlj_dispatchsetup pseudo instruction as clobbering allChad Rosier2012-11-061-0/+2
* ARM: enable struct byval for AAPCS-VFP.Manman Ren2012-08-131-0/+3
* ARM: enable struct byval for AAPCS.Manman Ren2012-08-101-0/+3
* Add support for the ARM GHC calling convention, this patch was in 3.0,Eric Christopher2012-08-031-0/+25
* Remove unused CCIfSubtarget.Jay Foad2012-04-171-4/+0
* Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430,...Jia Liu2012-02-181-1/+1
* Implement ARMBaseRegisterInfo::getCallPreservedMask().Jakob Stoklund Olesen2012-01-171-0/+11
* Enable support for returning i1, i8, and i16. Nothing special todo as it's theChad Rosier2011-11-081-0/+2
* Allow i1 to be promoted to i32 for ARM AAPCS and AAPCS-VFP calling convention...Chad Rosier2011-11-071-1/+1
* Allow i1 to be promoted to i32 for ARM APCS calling convention.Chad Rosier2011-11-051-1/+1
* ARM byval support. Will be enabled by another patch to the FE. <rdar://prob...Stuart Hastings2011-04-201-1/+1
* Support for byval parameters on ARM. Will be enabled by a forthcomingStuart Hastings2011-02-281-0/+3
* Add fastcc cc: pass and return VFP / NEON values in registers. Controlled by ...Evan Cheng2010-10-221-0/+29
* fix emacs language spec's, patch by Edmund Grimley-Evans!Chris Lattner2010-08-171-1/+1
* Fix eabi calling convention when a 64 bit value shadows r3.Rafael Espindola2010-08-061-1/+1
* Correctly align double arguments in the stack.Rafael Espindola2009-10-271-0/+1
* Missed pieces for ARM HardFP ABI.Anton Korobeynikov2009-08-051-0/+2
* Add support for ARM's Advanced SIMD (NEON) instruction set.Bob Wilson2009-06-221-7/+34
* Address review comments: add 3 ARM calling conventions.Anton Korobeynikov2009-06-161-27/+0
* TypoAnton Korobeynikov2009-06-081-1/+1
* The attached patches implement most of the ARM AAPCS-VFP hard floatAnton Korobeynikov2009-06-081-9/+51
* Fix pr4058 and pr4059. Do not split i64 or double arguments between r3 andBob Wilson2009-05-191-1/+4
* Remove unnecessary references to f32 types. After specifying that f32Bob Wilson2009-04-241-4/+4
* Clean up formatting, remove trailing whitespace, fix comment typos andBob Wilson2009-04-171-3/+3
* Use CallConvLower.h and TableGen descriptions of the calling conventionsBob Wilson2009-04-171-0/+84