index
:
external_llvm.git
replicant-6.0
Unnamed repository; edit this file 'description' to name the repository.
git repository hosting
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
lib
/
Target
/
ARM
/
ARMInstrThumb.td
Commit message (
Expand
)
Author
Age
Files
Lines
*
ARM target code clean up. Check for iOS, not Darwin where it makes sense.
Evan Cheng
2011-12-20
1
-26
/
+26
*
ARM pre-UAL NEG mnemonic for convenience when porting old code.
Jim Grosbach
2011-12-13
1
-3
/
+5
*
Now Igor, throw the switch...give my creation life!
Bill Wendling
2011-10-17
1
-1
/
+2
*
Mark tADDrSPi as having side effects again.
Jakob Stoklund Olesen
2011-10-15
1
-3
/
+3
*
Ban rematerializable instructions with side effects.
Jakob Stoklund Olesen
2011-10-14
1
-1
/
+1
*
Thumb1 convenience aliases for disassembler round-trip testing. CPS instruction.
Jim Grosbach
2011-09-20
1
-0
/
+8
*
Thumb CPS definition is not disassembler only.
Jim Grosbach
2011-09-20
1
-2
/
+1
*
Thumb2 assembly parsing and encoding for SUB(immediate).
Jim Grosbach
2011-09-16
1
-3
/
+3
*
Use a more efficient lowering for Unordered/Monotonic atomic load/store on Th...
Eli Friedman
2011-09-15
1
-0
/
+25
*
Thumb unconditional branches are allowed in IT blocks, and therefore should h...
Owen Anderson
2011-09-09
1
-4
/
+5
*
Thumb parsing and encoding for SUB (SP minu immediate).
Jim Grosbach
2011-08-24
1
-4
/
+6
*
Thumb parsing and encoding support for ADD SP instructions.
Jim Grosbach
2011-08-24
1
-17
/
+30
*
Add missing explicit writeback operand to tSTMIA_UPD.
Jim Grosbach
2011-08-24
1
-3
/
+4
*
Thumb add SP assembly syntax fix.
Jim Grosbach
2011-08-24
1
-2
/
+2
*
Thumb1 ADD/SUB SP instructions are predicable in Thumb2 mode.
Jim Grosbach
2011-08-24
1
-15
/
+15
*
Thumb parsing and encoding for SVC.
Jim Grosbach
2011-08-23
1
-1
/
+1
*
Thumb parsing and encoding for tSTRspi.
Jim Grosbach
2011-08-23
1
-0
/
+2
*
Clean up Thumb load/store multiple definitions.
Jim Grosbach
2011-08-23
1
-36
/
+34
*
Revert r138278 now that r138289 has fixed the root issue.
Jim Grosbach
2011-08-22
1
-1
/
+1
*
Temporarilly mark tMUL as not commutable.
Jim Grosbach
2011-08-22
1
-1
/
+1
*
Clean up predicates on ARM target instruction aliases.
Jim Grosbach
2011-08-22
1
-9
/
+6
*
Thumb parsing and encoding support for NOP.
Jim Grosbach
2011-08-19
1
-1
/
+7
*
Fix NEG alias
Jim Grosbach
2011-08-19
1
-1
/
+1
*
Update tests.
Jim Grosbach
2011-08-19
1
-0
/
+4
*
Thumb assembly parsing and encoding for MUL.
Jim Grosbach
2011-08-19
1
-4
/
+14
*
Thumb assembly parsing and encoding for MOV.
Jim Grosbach
2011-08-19
1
-0
/
+5
*
Thumb assembly parsing and encoding for LSL(immediate).
Jim Grosbach
2011-08-19
1
-1
/
+1
*
Thumb assembly parsing and encoding for LDRSB and LDRSH.
Jim Grosbach
2011-08-19
1
-0
/
+1
*
Thumb assembly parsing and encoding for LDRH.
Jim Grosbach
2011-08-19
1
-0
/
+2
*
Thumb assembly parsing and encoding for LDRB.
Jim Grosbach
2011-08-19
1
-0
/
+2
*
Thumb assembly parsing and encoding for LDR(immediate) form T2.
Jim Grosbach
2011-08-19
1
-0
/
+2
*
Thumb assembly parsing and encoding for LDR(immediate) form T1.
Jim Grosbach
2011-08-19
1
-0
/
+2
*
Add explanatory comment.
Jim Grosbach
2011-08-19
1
-0
/
+5
*
Thumb assembly parsing and encoding for LDM instruction.
Jim Grosbach
2011-08-18
1
-3
/
+8
*
Thumb assembly parsing and encoding for CMP.
Jim Grosbach
2011-08-18
1
-1
/
+1
*
Thumb instructions CBZ and CBNZ are Thumb2, not THumb1.
Jim Grosbach
2011-08-18
1
-25
/
+0
*
80 columns.
Jim Grosbach
2011-08-18
1
-1
/
+1
*
Clean up patterns for Thumb1 system instructions.
Jim Grosbach
2011-08-17
1
-24
/
+18
*
ARM clean up the imm_sr operand class representation.
Jim Grosbach
2011-08-17
1
-4
/
+10
*
Thumb assembly parsing and encoding for ADR.
Jim Grosbach
2011-08-17
1
-1
/
+1
*
Thumb ADD(immediate) parsing support.
Jim Grosbach
2011-08-16
1
-3
/
+3
*
Fix decoding LDRSB and LDRSH in Thumb1 mode. Patch by James Molloy.
Owen Anderson
2011-08-15
1
-6
/
+7
*
Replace the existing ARM disassembler with a new one based on the FixedLenDec...
Owen Anderson
2011-08-09
1
-11
/
+17
*
Thumb1 BL instructions encoding 22 bits of displacement, not 21.
Owen Anderson
2011-08-08
1
-1
/
+4
*
Fix encodings for Thumb ASR and LSR immediate operands. They encode the rang...
Owen Anderson
2011-08-08
1
-4
/
+12
*
ARM refactoring assembly parsing of memory address operands.
Jim Grosbach
2011-08-03
1
-18
/
+4
*
Fix broken encoding of tCBNZ.
Owen Anderson
2011-08-03
1
-2
/
+2
*
Move imm0_255 to ARMInstrInfo.td with the other immediate predicates.
Jim Grosbach
2011-08-01
1
-4
/
+0
*
ARM parsing and encoding for SVC instruction.
Jim Grosbach
2011-07-26
1
-1
/
+1
*
Thumb assembly support for SETEND instruction.
Jim Grosbach
2011-07-22
1
-14
/
+4
[next]