aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/ARM/ARMInstrVFP.td
Commit message (Expand)AuthorAgeFilesLines
* Add fused multiple+add instructions from VFPv4.Anton Korobeynikov2012-01-221-16/+121
* ARM VFP assembly parsing and encoding for VCVT(float <--> fixed point).Jim Grosbach2011-12-221-16/+32
* Remove some bogus comments.Jim Grosbach2011-12-221-36/+18
* ARM pre-UAL aliases. fcmp[sd].Jim Grosbach2011-12-221-0/+2
* ARM VFP optional data type on VMOV GPR<-->SPR.Jim Grosbach2011-12-211-3/+11
* ARM VFP pre-UAL mnemonic aliases for fmul[sd].Jim Grosbach2011-12-191-0/+1
* ARM VFP pre-UAL mnemonic aliases for fcpy[sd] and fdiv[sd].Jim Grosbach2011-12-191-0/+4
* ARM NEON two-operand aliases for VQDMULH.Jim Grosbach2011-12-131-0/+2
* ARM add some more pre-UAL VFP mnemonics for convenience when porting old code.Jim Grosbach2011-12-131-0/+2
* ARM add more 'gas' compatibility aliases for NEON instructions.Jim Grosbach2011-12-131-3/+0
* ARM add some more pre-UAL VFP mnemonics for convenience when porting old code.Jim Grosbach2011-12-101-0/+20
* ARM add some pre-UAL VFP mnemonics for convenience when porting old code.Jim Grosbach2011-12-091-6/+17
* ARM convenience aliases for VSQRT.Jim Grosbach2011-12-081-0/+6
* ARM VFP support 'fmrs/fmsr' aliases for 'vldr'Jim Grosbach2011-12-081-0/+2
* ARM VFP support 'flds/fldd' aliases for 'vldr'Jim Grosbach2011-12-081-0/+6
* ARM tidy up and remove no longer needed InstAlias definitions.Jim Grosbach2011-12-071-8/+8
* ARM VFP assembly parsing for VADD and VSUB two-operand forms.Jim Grosbach2011-11-151-0/+10
* ARM size suffix on VFP single-precision 'vmov' is optional.Jim Grosbach2011-11-151-0/+5
* ARM assembly parsing for optional datatype suffix on VFP VMOV GPR<->VFP insns.Jim Grosbach2011-11-151-0/+11
* ARM assembly parsing for two-operand form of 'mul' instruction.Jim Grosbach2011-11-151-0/+6
* ARM VLDR/VSTR instructions don't need a size suffix.Jim Grosbach2011-11-141-18/+9
* ARM assembly parsing type suffix options for VLDR/VSTR.Jim Grosbach2011-11-141-0/+9
* ARM optional size suffix for VLDR/VSTR syntax.Jim Grosbach2011-11-111-0/+9
* ARM assembly parsing and encoding for VMOV immediate.Jim Grosbach2011-10-031-0/+8
* ARM assembly parsing and encoding for VMRS/FMSTAT.Jim Grosbach2011-10-031-0/+7
* ARM fix encoding of VMOV.f32 and VMOV.f64 immediates.Jim Grosbach2011-09-301-30/+26
* Add missing encoding information for some of the GPR<->FP register moves.Owen Anderson2011-08-291-2/+23
* Provide operand encoding information for half-precision VCVT instructions. F...Owen Anderson2011-08-221-8/+8
* Fix decoding of VMOVSRR and VMOVRRS, which account for the overwhelming major...Owen Anderson2011-08-221-0/+3
* Fix the broken encodings for the VFP vmov.f32 and vmov.f64 instructions, as w...Owen Anderson2011-08-021-6/+8
* Add a target-indepedent entry to MCInstrDesc to describe the encoded size of ...Owen Anderson2011-07-131-2/+2
* The VMLA instruction and its friends are not actually fused; they're plain oldCameron Zwarich2011-07-071-1/+1
* ARM assembler support for vpush/vpop.Jim Grosbach2011-06-271-0/+9
* Clean up a few 80 column violations.Jim Grosbach2011-06-131-4/+8
* Some single-precision VFP instructions can execute in either the VPF or NeonBob Wilson2011-04-191-0/+24
* Get rid of the non-writeback versions VLDMDB and VSTMDB, which don't actually...Owen Anderson2011-03-291-20/+0
* Pseudo-ize VMOVDcc and VMOVScc.Jim Grosbach2011-03-111-6/+4
* Remove unused conditional negate operations.Bob Wilson2011-03-051-16/+0
* VFP single precision arith instructions can go down to NEON pipeline, but on ...Evan Cheng2011-02-221-81/+81
* Some single precision VFP instructions may be executed on NEON pipeline, but ...Evan Cheng2011-02-161-24/+156
* Create two new generic classes to represent the following VMRS/VMSR variations:Bruno Cardoso Lopes2011-01-181-30/+51
* Fix a comment: We now have intrinsics for vcvtr.Bob Wilson2011-01-111-1/+0
* Flag -> Glue, the ongoing sagaChris Lattner2010-12-231-3/+3
* Making use of VFP / NEON floating point multiply-accumulate / subtraction isEvan Cheng2010-12-051-39/+39
* Proper encoding for VLDM and VSTM instructions. The register lists for theseBill Wendling2010-11-171-8/+8
* vldm and vstm are mnemonics for vldmia and vstmia resp.Bill Wendling2010-11-161-0/+3
* Encode the multi-load/store instructions with their respective modes ('ia',Bill Wendling2010-11-161-99/+20
* Add uses of the *_ldst_multi multiclasses. These aren't used yet.Bill Wendling2010-11-131-0/+14
* Convert the modes to lower case.Bill Wendling2010-11-131-8/+8
* Add *_ldst_mult multiclasses to the ARM back-end. These will be used in theBill Wendling2010-11-131-0/+72
generated by cgit v1.1 at 2025-08-14 21:02:02 +0000