aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/ARM
Commit message (Expand)AuthorAgeFilesLines
* Change TargetLowering::findRepresentativeClass to take an MVT, insteadPatrik Hagglund2012-12-192-3/+3
* Rename the 'Attributes' class to 'Attribute'. It's going to represent a singl...Bill Wendling2012-12-196-13/+13
* Disable ARM partial flag dependency optimization at -OzQuentin Colombet2012-12-181-2/+10
* Repair bundles that were broken by removing and reinserting the firstJakob Stoklund Olesen2012-12-181-1/+8
* Extract a method, no functional change intended.Jakob Stoklund Olesen2012-12-181-31/+35
* [arm fast-isel] Minor cleanup. No functional change intended.Chad Rosier2012-12-171-10/+6
* [arm fast-isel] Fast-isel only handles simple VTs, so make sure the necessaryChad Rosier2012-12-171-10/+20
* Revert/correct some FastISel changes in r170104 (EVT->MVT forPatrik Hagglund2012-12-171-11/+19
* Make sure the alternate PC+imm syntax of LDR instruction with a smallKevin Enderby2012-12-141-1/+6
* Change TargetLowering::getRegClassFor to take an MVT, instead of EVT.Patrik Hagglund2012-12-133-43/+37
* Add ARM NONE and PREL31 relocation types.Logan Chien2012-12-121-1/+8
* Sorry about the churn. One more change to getOptimalMemOpType() hook. Did IEvan Cheng2012-12-122-3/+3
* - Rename isLegalMemOpType to isSafeMemOpType. "Legal" is a very overloade term.Evan Cheng2012-12-122-14/+3
* Avoid using lossy load / stores for memcpy / memset expansion. e.g.Evan Cheng2012-12-122-0/+11
* Trim unneeded header #include.Jim Grosbach2012-12-111-1/+0
* ARM: Remove old testing option.Jim Grosbach2012-12-111-5/+1
* ARM: Remove old testing options.Jim Grosbach2012-12-111-13/+0
* Replace TargetLowering::isIntImmLegal() withEvan Cheng2012-12-113-22/+46
* Revert EVT->MVT changes, r169836-169851, due to buildbot failures.Patrik Hagglund2012-12-113-40/+46
* Change TargetLowering::findRepresentativeClass to take an MVT, insteadPatrik Hagglund2012-12-112-3/+3
* Change TargetLowering::getRegClassFor to take an MVT, instead of EVT.Patrik Hagglund2012-12-113-43/+37
* Stylistic tweak.Evan Cheng2012-12-111-9/+8
* Fall back to the selection dag isel to select tail calls.Chad Rosier2012-12-111-0/+3
* Some enhancements for memcpy / memset inline expansion.Evan Cheng2012-12-103-17/+60
* Simplify code. Sort includes. No functionality change.Benjamin Kramer2012-12-081-6/+6
* Fix a use-after-free bug found by ASan. You can't assign a temporaryChandler Carruth2012-12-081-2/+3
* Added Mapping Symbols for ARM ELFTim Northover2012-12-074-1/+233
* Add a 'using' declaration to suppress GCC's -Woverloaded-virtual while weMatt Beaumont-Gay2012-12-061-0/+1
* Replace r169459 with something safer. Rather than having computeMaskedBits toEvan Cheng2012-12-062-35/+23
* [arm fast-isel] Make the fast-isel implementation of memcpy respect alignment.Chad Rosier2012-12-061-11/+22
* Let targets provide hooks that compute known zero and ones for any_extendEvan Cheng2012-12-062-0/+35
* Correct ARM NOP encodingDavid Sehr2012-12-051-1/+1
* Added a option to the disassembler to print immediates as hex.Kevin Enderby2012-12-051-7/+7
* Appease GCC's -Wparentheses.Matt Beaumont-Gay2012-12-041-2/+2
* ARM custom lower ctpop for vector types. Patch by Pete Couperus.Evan Cheng2012-12-041-0/+117
* Make NaCl naming consistent. The triple OSType is called NaCl and is representedEli Bendersky2012-12-041-1/+1
* Sort includes for all of the .h files under the 'lib' tree. These wereChandler Carruth2012-12-046-18/+18
* Remove the old TRI::ResolveRegAllocHint() and getRawAllocationOrder() hooks.Jakob Stoklund Olesen2012-12-042-270/+0
* Implement ARMBaseRegisterInfo::getRegAllocationHints().Jakob Stoklund Olesen2012-12-032-0/+65
* Use the new script to sort the includes of every file under lib.Chandler Carruth2012-12-0334-152/+149
* Codegen failure for vmull with small vectorsSebastian Pop2012-11-301-13/+74
* Fixed the arm disassembly of invalid BFI instructions to not build a bad MCInstKevin Enderby2012-11-291-1/+7
* Add cortex-a5 subtarget to the supported ARM architecturesQuentin Colombet2012-11-292-1/+12
* Added atomic 64 min/max/umin/umax instrinsics support in the ARM backend.Silviu Baranga2012-11-294-12/+102
* ARM: Implement CanLowerReturn so large vectors get expanded into sret.Benjamin Kramer2012-11-282-0/+17
* Remove all references to TargetInstrInfoImpl.Jakob Stoklund Olesen2012-11-282-7/+7
* [arm fast-isel] Appease the machine verifier by using the proper registerChad Rosier2012-11-271-9/+7
* [arm fast-isel] Appease the machine verifier by using the proper registerChad Rosier2012-11-271-2/+4
* [arm fast-isel] Appease the machine verifier by using the proper registerChad Rosier2012-11-271-5/+6
* [arm fast-isel] Appease the machine verifier by using the proper registerChad Rosier2012-11-271-4/+10
generated by cgit v1.1 at 2024-10-30 11:05:25 +0000