aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/ARM
Commit message (Expand)AuthorAgeFilesLines
* Add a missing def flag.Jakob Stoklund Olesen2012-08-211-4/+2
* Use a SmallPtrSet to dedup successors in EmitSjLjDispatchBlock.Jakob Stoklund Olesen2012-08-201-3/+2
* Remove the CAND/COR/CXOR custom ISD nodes and their select code.Jakob Stoklund Olesen2012-08-183-174/+0
* Remove virtual from many methods. These methods replace methods in the base c...Craig Topper2012-08-181-38/+40
* Also combine zext/sext into selects for ARM.Jakob Stoklund Olesen2012-08-181-47/+84
* Also pass logical ops to combineSelectAndUse.Jakob Stoklund Olesen2012-08-181-9/+42
* fp16-to-fp32 conversion instructions are available in Thumb mode as well.Anton Korobeynikov2012-08-181-4/+4
* Avoid folding ADD instructions with FI operands.Jakob Stoklund Olesen2012-08-171-0/+3
* Add comment, clean up code. No functional change.Jakob Stoklund Olesen2012-08-171-30/+39
* Implement NEON domain switching for scalar <-> S-register vmovs on ARMTim Northover2012-08-171-15/+97
* Remove unnecessary include of ARMGenInstrInfo.inc.Craig Topper2012-08-171-1/+0
* Add ADD and SUB to the predicable ARM instructions.Jakob Stoklund Olesen2012-08-163-0/+51
* Handle ARM MOVCC optimization in PeepholeOptimizer.Jakob Stoklund Olesen2012-08-165-53/+73
* [arm-fast-isel] Add support for fastcc.Jush Lu2012-08-161-3/+6
* Fold predicable instructions into MOVCC / t2MOVCC.Jakob Stoklund Olesen2012-08-155-2/+104
* Use vld1/vst1 to load/store f64 if alignment is < 4 and the target allows una...Evan Cheng2012-08-154-2/+50
* Add missing Rfalse operand to the predicated pseudo-instructions.Jakob Stoklund Olesen2012-08-153-28/+41
* The names of VFP variants of half-to-float conversion instructions wereAnton Korobeynikov2012-08-141-7/+7
* This needs braces. Spotted by Bill.Eric Christopher2012-08-141-1/+2
* Switch the fixed-length disassembler to be table-driven.Jim Grosbach2012-08-141-411/+425
* Remove the TII::scheduleTwoAddrSource() hook.Jakob Stoklund Olesen2012-08-132-47/+0
* ARM: enable struct byval for AAPCS-VFP.Manman Ren2012-08-131-0/+3
* Do not optimize (or (and X,Y), Z) into BFI and other sequences if the AND ISD...Nadav Rotem2012-08-131-1/+5
* Add support for the %H output modifier.Eric Christopher2012-08-131-2/+15
* Use correct loads for vector types during extending-load operations.Tim Northover2012-08-131-36/+36
* Revert 161581: Patch to implement UMLAL/SMLAL instructions for the ARMArnold Schwaighofer2012-08-125-251/+17
* Change addTypeForNeon to use MVT instead of EVT so all the calls to getSimple...Craig Topper2012-08-122-51/+46
* ARM: enable struct byval for AAPCS.Manman Ren2012-08-101-0/+3
* Remove getARMRegisterNumbering and replace with calls intoEric Christopher2012-08-097-154/+90
* Patch to implement UMLAL/SMLAL instructions for the ARM architectureArnold Schwaighofer2012-08-095-17/+251
* This field isn't used anymore, use it with HWEncoding instead.Eric Christopher2012-08-091-4/+4
* Added MispredictPenalty to SchedMachineModel.Andrew Trick2012-08-084-9/+9
* whitespaceAndrew Trick2012-08-081-1/+1
* Skip impdef regs during eabi save/restore list emission to workaround PR11902Anton Korobeynikov2012-08-041-2/+8
* Recognize vst1.64 / vld1.64 with 3 and 4 regs as load from / store to stack s...Anton Korobeynikov2012-08-041-0/+4
* Add stack spill / reload instructions for DTriple and DQuad register classes,...Anton Korobeynikov2012-08-041-3/+43
* Fall back to selection DAG isel for calls to builtin functions.Bob Wilson2012-08-033-8/+13
* [arm-fast-isel] Add support for shl, lshr, and ashr.Jush Lu2012-08-031-0/+62
* Add support for the ARM GHC calling convention, this patch was in 3.0,Eric Christopher2012-08-035-0/+54
* ARM: Tidy up. Remove unused template parameters.Jim Grosbach2012-08-021-20/+16
* ARM: More InstAlias refactors to use #NAME#.Jim Grosbach2012-08-021-42/+27
* ARM: Refactor instaliases using TableGen support for #NAME#.Jim Grosbach2012-08-021-31/+23
* Support fpv4 for ARM Cortex-M4.Jiangning Liu2012-08-021-1/+1
* Fix #13035, a bug around Thumb instruction LDRD/STRD with negative #0 offset ...Jiangning Liu2012-08-023-16/+29
* Fix #13138, a bug around ARM instruction DSB encoding and decoding issue.Jiangning Liu2012-08-023-40/+75
* Fix #13241, a bug around shift immediate operand for ARM instruction ADR.Jiangning Liu2012-08-026-7/+64
* ARM: Remove redundant instalias.Jim Grosbach2012-08-011-3/+0
* Clean up formatting.Jim Grosbach2012-08-012-13/+2
* Tidy up.Jim Grosbach2012-08-011-11/+4
* Fix a bug in ARMMachObjectWriter::RecordRelocation() in ARMMachObjectWriter.cppKevin Enderby2012-07-301-2/+9