aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/Mips
Commit message (Expand)AuthorAgeFilesLines
* Move reMaterialize() from TargetRegisterInfo to TargetInstrInfo.Evan Cheng2008-03-312-13/+0
* Fix "Control reaches the end of non-void function" warnings, Chris Lattner2008-03-302-0/+2
* Add explicit keywords.Dan Gohman2008-03-251-1/+1
* minor cleanupsChris Lattner2008-03-171-36/+30
* Replace all target specific implicit def instructions with a target independe...Evan Cheng2008-03-151-5/+0
* Use PassManagerBase instead of FunctionPassManager for functionsDan Gohman2008-03-113-7/+6
* Default ISD::PREFETCH to expand.Evan Cheng2008-03-101-1/+0
* Give TargetLowering::getSetCCResultType() a parameter so that ISD::SETCC'sScott Michel2008-03-102-1/+9
* Implement x86 support for @llvm.prefetch. It corresponds to prefetcht{0|1|2} ...Evan Cheng2008-03-081-0/+1
* Add a quick and dirty "loop aligner pass". x86 uses it to align its loops to ...Evan Cheng2008-02-281-1/+1
* Final de-tabification.Bill Wendling2008-02-271-5/+5
* Change "Name" to "AsmName" in the target register info. Gee, a refactoring toolBill Wendling2008-02-261-3/+3
* I cannot find a libgcc function for this builtin. Therefor expanding it to a...Andrew Lenharth2008-02-161-0/+1
* Rename MRegisterInfo to TargetRegisterInfo.Dan Gohman2008-02-105-9/+9
* It's not always safe to fold movsd into xorpd, etc. Check the alignment of th...Evan Cheng2008-02-082-3/+6
* Dwarf requires variable entries to be in the source order. Right now, since w...Evan Cheng2008-02-041-1/+0
* Get rid of the annoying blank lines before labels.Evan Cheng2008-02-021-1/+0
* SDIsel processes llvm.dbg.declare by recording the variable debug information...Evan Cheng2008-02-021-0/+1
* Trivial patch to fix two warnings, please pull into llvm 2.2Chris Lattner2008-01-221-0/+3
* This commit changes:Chris Lattner2008-01-172-5/+0
* rename TargetInstrDescriptor -> TargetInstrDesc.Chris Lattner2008-01-072-8/+6
* Move a bunch more accessors from TargetInstrInfo to TargetInstrDescriptorChris Lattner2008-01-071-2/+2
* Rename MachineInstr::getInstrDescriptor -> getDesc(), which reflectsChris Lattner2008-01-072-2/+2
* Move even more functionality from MRegisterInfo into TargetInstrInfo.Owen Anderson2008-01-074-41/+42
* rename isLoad -> isSimpleLoad due to evan's desire to have such a predicate.Chris Lattner2008-01-061-1/+1
* Change the 'isStore' inferrer to look for 'SDNPMayStore' Chris Lattner2008-01-061-1/+0
* Move some more instruction creation methods from RegisterInfo into InstrInfo.Owen Anderson2008-01-014-91/+84
* Fix a problem where lib/Target/TargetInstrInfo.h would include and useChris Lattner2008-01-012-3/+2
* Move copyRegToReg from MRegisterInfo to TargetInstrInfo. This is part of theOwen Anderson2007-12-313-18/+21
* Rename SSARegMap -> MachineRegisterInfo in keeping with the idea Chris Lattner2007-12-312-10/+9
* Add new shorter predicates for testing machine operands for various types: Chris Lattner2007-12-303-13/+13
* Use MachineOperand::getImm instead of MachineOperand::getImmedValue. Likewis...Chris Lattner2007-12-303-5/+5
* Remove attribution from file headers, per discussion on llvmdev.Chris Lattner2007-12-2923-46/+46
* remove attribution from lib Makefiles.Chris Lattner2007-12-291-2/+2
* Setting GlobalDirective in TargetAsmInfo by default rather thanGordon Henriksen2007-12-231-1/+0
* Implicit def instructions, e.g. X86::IMPLICIT_DEF_GR32, are always re-materia...Evan Cheng2007-12-121-0/+1
* Add a argument to storeRegToStackSlot and storeRegToAddr to specify whetherEvan Cheng2007-12-052-5/+6
* Remove redundant foldMemoryOperand variants and other code clean up.Evan Cheng2007-12-022-16/+9
* Allow some reloads to be folded in multi-use cases. Specifically testl r, r -...Evan Cheng2007-12-012-7/+15
* Add parameter to getDwarfRegNum to permit targetsDale Johannesen2007-11-132-2/+2
* Unifacalize the CALLSEQ{START,END} stuff.Bill Wendling2007-11-131-5/+5
* Unify CALLSEQ_{START,END}. They take 4 parameters: the chain, two stackBill Wendling2007-11-132-13/+14
* Added JumpTable supportBruno Cardoso Lopes2007-11-126-34/+142
* Use TableGen to emit information for dwarf register numbers. Anton Korobeynikov2007-11-113-32/+40
* Better processor definitionBruno Cardoso Lopes2007-11-062-3/+5
* Added support for PIC code with "explicit relocations" *only*.Bruno Cardoso Lopes2007-11-059-104/+215
* Eliminate the remaining uses of getTypeSize. ThisDuncan Sands2007-11-051-2/+2
* clo/clz aren't supported on mips I. Keep them around for when we'llEric Christopher2007-10-261-105/+107
* - Added getOpcodeAfterMemoryUnfold(). It doesn't unfold an instruction, but o...Evan Cheng2007-10-182-4/+4
* Use SmallVectorImpl instead of SmallVector with hardcoded size in MRegister p...Evan Cheng2007-10-182-8/+8