index
:
external_llvm.git
replicant-6.0
Unnamed repository; edit this file 'description' to name the repository.
git repository hosting
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
lib
/
Target
/
R600
/
R600InstrInfo.cpp
Commit message (
Expand
)
Author
Age
Files
Lines
*
R600: Don't use trans slot for instructions that read LDS source registers
Tom Stellard
2013-09-12
1
-0
/
+16
*
R600: Use shared op optimization when checking cycle compatibility
Vincent Lejeune
2013-09-04
1
-0
/
+2
*
R600: Non vector only instruction can be scheduled on trans unit
Vincent Lejeune
2013-09-04
1
-0
/
+3
*
R600: Use SchedModel enum for is{Trans,Vector}Only functions
Vincent Lejeune
2013-09-04
1
-1
/
+11
*
R600: Add support for i8 and i16 local memory stores
Tom Stellard
2013-08-26
1
-1
/
+2
*
R600: Add IsExport bit to TableGen instruction definitions
Tom Stellard
2013-08-16
1
-0
/
+4
*
R600: Add 64-bit float load/store support
Tom Stellard
2013-08-01
1
-8
/
+11
*
Revert "R600: Non vector only instruction can be scheduled on trans unit"
Tom Stellard
2013-07-31
1
-3
/
+0
*
Revert "R600: Use SchedModel enum for is{Trans,Vector}Only functions"
Tom Stellard
2013-07-31
1
-11
/
+1
*
R600: Avoid more than 4 literals in the same instruction group at scheduling
Vincent Lejeune
2013-07-31
1
-0
/
+5
*
R600: Non vector only instruction can be scheduled on trans unit
Vincent Lejeune
2013-07-31
1
-0
/
+3
*
R600: Use SchedModel enum for is{Trans,Vector}Only functions
Vincent Lejeune
2013-07-31
1
-1
/
+11
*
R600: Move CONST_ADDRESS folding into AMDGPUDAGToDAGISel::Select()
Tom Stellard
2013-07-23
1
-0
/
+36
*
Use SmallVectorImpl& instead of SmallVector to avoid repeating small vector s...
Craig Topper
2013-07-14
1
-1
/
+1
*
Replacing an empty switch with its moral equivalent. No functional changes i...
Aaron Ballman
2013-07-10
1
-3
/
+1
*
R600: Do not predicated basic block with multiple alu clause
Vincent Lejeune
2013-07-09
1
-0
/
+45
*
R600: Fix an unitialized variable in R600InstrInfo.cpp
Vincent Lejeune
2013-06-30
1
-1
/
+1
*
R600: Unbreak GCC build.
Benjamin Kramer
2013-06-29
1
-1
/
+2
*
R600: Support schedule and packetization of trans-only inst
Vincent Lejeune
2013-06-29
1
-39
/
+146
*
R600: Bank Swizzle now display SCL equivalent
Vincent Lejeune
2013-06-29
1
-4
/
+4
*
R600: Add local memory support via LDS
Tom Stellard
2013-06-28
1
-8
/
+38
*
R600: Add support for GROUP_BARRIER instruction
Tom Stellard
2013-06-28
1
-0
/
+10
*
R600: Add ALUInst bit to tablegen definitions v2
Tom Stellard
2013-06-28
1
-3
/
+1
*
R600: Use new getNamedOperandIdx function generated by TableGen
Tom Stellard
2013-06-25
1
-116
/
+74
*
R600: PV stores Reg id, not index
Vincent Lejeune
2013-06-17
1
-1
/
+1
*
R600: Rework subtarget info and remove AMDILDevice classes
Tom Stellard
2013-06-07
1
-1
/
+1
*
Don't cache the instruction and register info from the TargetMachine, because
Bill Wendling
2013-06-07
1
-1
/
+1
*
R600: Make sure to schedule AR register uses and defs in the same clause
Tom Stellard
2013-06-05
1
-2
/
+4
*
R600: Const/Neg/Abs can be folded to dot4
Vincent Lejeune
2013-06-04
1
-0
/
+35
*
Move passes from namespace llvm into anonymous namespaces. Sort includes whil...
Benjamin Kramer
2013-05-23
1
-1
/
+1
*
R600: Relax some vector constraints on Dot4.
Vincent Lejeune
2013-05-17
1
-3
/
+89
*
R600: Some factorization
Vincent Lejeune
2013-05-17
1
-24
/
+162
*
R600: Remove dead code from the CodeEmitter v2
Tom Stellard
2013-05-06
1
-3
/
+2
*
R600: Always use texture cache for compute shaders
Vincent Lejeune
2013-04-30
1
-2
/
+6
*
R600: Packetize instructions
Vincent Lejeune
2013-04-30
1
-1
/
+10
*
R600: Rework Scheduling to handle difference between VLIW4 and VLIW5 chips
Vincent Lejeune
2013-04-30
1
-0
/
+8
*
R600: Add a Bank Swizzle operand
Vincent Lejeune
2013-04-30
1
-1
/
+2
*
R600: Add FetchInst bit to instruction defs to denote vertex/tex instructions
Vincent Lejeune
2013-04-30
1
-1
/
+19
*
R600: Factorize maximum alu per clause in a single location
Vincent Lejeune
2013-04-03
1
-0
/
+3
*
R600: Factorize code handling Const Read Port limitation
Vincent Lejeune
2013-03-14
1
-0
/
+54
*
R600: Fix JUMP handling so that MachineInstr verification can occur
Vincent Lejeune
2013-03-11
1
-31
/
+35
*
R600: Do not predicate vector op
Vincent Lejeune
2013-03-05
1
-0
/
+2
*
R600: Support for indirect addressing v4
Tom Stellard
2013-02-06
1
-0
/
+121
*
R600: improve inputs/interpolation handling
Tom Stellard
2013-02-05
1
-1
/
+0
*
R600: rework handling of the constants
Tom Stellard
2013-01-23
1
-13
/
+5
*
Resort the #include lines in include/... and lib/... with the
Chandler Carruth
2013-01-02
1
-1
/
+1
*
Target/R600: Update MIB according to r170588.
NAKAMURA Takumi
2012-12-20
1
-5
/
+7
*
Fix warnings with -DNDEBUG
Tom Stellard
2012-12-13
1
-0
/
+1
*
Add R600 backend
Tom Stellard
2012-12-11
1
-0
/
+663