aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/X86/X86InstrInfo.td
Commit message (Expand)AuthorAgeFilesLines
* Update LLVM for 3.5 rebase (r209712).Stephen Hines2014-05-291-44/+156
* Update to LLVM 3.5a.Stephen Hines2014-04-241-273/+575
* Enabling 3DNow! prefetch instruction for a few AMD processors: bobcat, jaguar,Yunzhong Gao2013-10-161-1/+1
* Allow pinsrw/pinsrb/pextrb/pextrw/movmskps/movmskpd/pmovmskb/extractps instru...Craig Topper2013-10-141-0/+8
* AVX-512: Added VRCP28 and VRSQRT28 instructions and intrinsics.Elena Demikhovsky2013-10-091-2/+2
* Remove underscores from TBM instruction names for consistency with other inst...Craig Topper2013-10-051-24/+24
* Remove unneeded TBM intrinsics. The arithmetic/logical operation patterns are...Craig Topper2013-10-051-39/+20
* Add an additional pattern for BLCI since opt can turn (not (add x, 1)) into (...Craig Topper2013-10-051-0/+6
* Add XOP disassembler support. Fixes PR13933.Craig Topper2013-10-031-2/+2
* Add patterns for selecting TBM instructions from logical operations. Patch fr...Craig Topper2013-10-031-16/+81
* BEXTR should be defined to take same type for bother operands.Craig Topper2013-10-011-1/+1
* Adding intrinsics to the llvm backend for TBM instruction set.Yunzhong Gao2013-09-271-0/+79
* Adds support for Atom Silvermont (SLM) - -march=slmPreston Gurd2013-09-131-12/+15
* Partial support for Intel SHA Extensions (sha1rnds4)Ben Langmuir2013-09-121-0/+1
* Add neverHasSideEffects=1 on a couple move instructions.Craig Topper2013-09-081-1/+1
* Create BEXTR instructions for (and ((sra or srl) x, imm), (2**size - 1)). Fix...Craig Topper2013-09-021-0/+10
* Fixup BZHI selection to remove an unneeded zero extension.Craig Topper2013-08-301-9/+13
* Remove unused X86andn_flag node.Craig Topper2013-08-301-1/+0
* Teach X86 backend to create BMI2 BZHI instructions from (and X, (add (shl 1, ...Craig Topper2013-08-301-0/+10
* Remove some unnecessary PredicateMethod overrides. Add RenderMethod overrides...Craig Topper2013-08-261-15/+19
* Put some of the AVX-512 parsing stuff in a more consistent place with the exi...Craig Topper2013-08-251-7/+6
* First round of fixes for the x86 fixes for the x86 move accumulator from/to m...Craig Topper2013-08-251-11/+39
* Add hasSideEffects/mayLoad/mayStore flags to the X86 moffs8/moffs16/moffs32/m...Craig Topper2013-08-241-0/+11
* Remove trailing whitespace.Craig Topper2013-08-241-21/+21
* Added INSERT and EXTRACT intructions from AVX-512 ISA.Elena Demikhovsky2013-07-311-0/+1
* Changed register names (and pointer keywords) to be lower case when using Int...Craig Topper2013-07-311-54/+54
* Fixed incorrect disassembly for MOV16o16a when using Intel syntax.Craig Topper2013-07-311-2/+2
* Added encoding prefixes for KNL instructions (EVEX).Elena Demikhovsky2013-07-281-0/+35
* Fix more Intel syntax issues with FP instruction aliases. Test cases coming i...Craig Topper2013-07-261-8/+8
* Fix aliases for shrd/shld to handle Intel syntax properly. Also suppress them...Craig Topper2013-07-241-13/+13
* Don't let x86 asm printer use the no operand movsd alias. It should use the n...Craig Topper2013-07-231-1/+1
* Revert r186907 to fix bots.Craig Topper2013-07-231-1/+1
* Don't let x86 asm printer use the no operand movsd alias. It should use the n...Craig Topper2013-07-231-1/+1
* Add aliases to map 'imm, mem' form of x86 bts/btr/btc without a size suffix t...Craig Topper2013-07-231-0/+7
* Explicitly don't let the asm printer use the clrb/w/l aliases for xor %reg, %...Craig Topper2013-07-231-4/+4
* Suppress argumentless aliases for some x86 FP operations from being used by t...Craig Topper2013-07-231-14/+14
* Fix the move to/from accumulator register instructions that use a full 64-bitKevin Enderby2013-07-221-15/+27
* Recommit r186813: More Intel syntax alias fixes. With the addition of suppres...Craig Topper2013-07-221-28/+28
* Revert "More Intel syntax alias fixes."Tim Northover2013-07-221-28/+28
* More Intel syntax alias fixes.Craig Topper2013-07-221-14/+14
* More Intel syntax alias fixes.Craig Topper2013-07-221-28/+28
* Add Intel variants to aliases for some FP instructions.Craig Topper2013-07-221-8/+8
* Reverse operands for Intel syntax form of 'bt' alias.Craig Topper2013-07-221-1/+2
* X86: POP*rmm: move address operand to (ins) from (outs).Ahmed Bougacha2013-06-301-3/+3
* X86: Make the cmov aliases work with intel syntax too.Benjamin Kramer2013-06-131-21/+25
* X86: Stop LEA64_32r doing unspeakable things to its arguments.Tim Northover2013-06-101-3/+2
* Revert r183069: "TMP: LEA64_32r fixing"Tim Northover2013-06-011-2/+3
* TMP: LEA64_32r fixingTim Northover2013-06-011-3/+2
* [ms-inline asm] Fix a crasher when we fail on a direct match.Chad Rosier2013-05-101-2/+5
* [ms-inline asm] Apply the condition code mnemonic aliases to both the Intel andChad Rosier2013-04-181-1/+1
generated by cgit v1.1 at 2024-12-23 18:27:22 +0000