aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/X86
Commit message (Expand)AuthorAgeFilesLines
* Unbreak JIT. Ignore TargetInstrInfo::IMPLICIT_DEF.Evan Cheng2008-03-171-0/+1
* Add a couple missing SSE4 instructionsNate Begeman2008-03-161-0/+11
* Make insert_subreg a two-address instruction, vastly simplifying LowerSubregs...Christopher Lamb2008-03-163-44/+43
* Replace all target specific implicit def instructions with a target independe...Evan Cheng2008-03-157-70/+4
* Fix some 80 col violations.Evan Cheng2008-03-141-22/+22
* Fix a number of encoding bugs. SSE 4.1 instructions MPSADBWrri, PINSRDrr, etc...Evan Cheng2008-03-143-32/+32
* Add debugging stuff.Evan Cheng2008-03-141-0/+4
* Add an issue that is preventing instcombine from doing a simplification.Chris Lattner2008-03-141-5/+43
* Get rid of a pseudo instruction and replace it with subreg based operation on...Christopher Lamb2008-03-137-56/+30
* Reimplement the parameter attributes support, phase #1. hilights:Chris Lattner2008-03-121-4/+3
* Clean up my own mess.Evan Cheng2008-03-122-0/+14
* Correctly propagate thread-local flag from aliasee to alias. This fixes PR2137Anton Korobeynikov2008-03-111-2/+8
* Use PassManagerBase instead of FunctionPassManager for functionsDan Gohman2008-03-113-11/+10
* Implement basic support for the 'f' register class constraint. This basicallyChris Lattner2008-03-111-2/+45
* coalesce away 80-bit floating point copies.Chris Lattner2008-03-111-4/+6
* convert a massive if statement to a switch.Chris Lattner2008-03-111-19/+32
* start handling the 'f' x87 constraint.Chris Lattner2008-03-111-0/+9
* Missed part of recommit.Christopher Lamb2008-03-111-4/+7
* Recommitting parts of r48130. These do not appear to cause the observed failu...Christopher Lamb2008-03-115-4/+34
* In 32-bit mode, mark 64-bit GPR's as unallocatable.Evan Cheng2008-03-111-0/+3
* Fix the build on gcc 4.2.Nick Lewycky2008-03-111-1/+1
* Change the model for FP Stack return to use fp operands on the Chris Lattner2008-03-114-34/+162
* abort with an assert instead of a cerr to get line#Chris Lattner2008-03-101-1/+1
* Don't emit FP_REG_KILL into a block that just returns. NothingChris Lattner2008-03-101-6/+19
* Eliminate the FP_GET_ST0/FP_SET_ST0 target-specific dag nodes, just lower to Chris Lattner2008-03-104-84/+42
* Default ISD::PREFETCH to expand.Evan Cheng2008-03-101-2/+2
* Revert 48125, 48126, and 48130 for now to unbreak some x86-64 tests.Evan Cheng2008-03-107-47/+14
* Give TargetLowering::getSetCCResultType() a parameter so that ISD::SETCC'sScott Michel2008-03-102-1/+10
* Allow insert_subreg into implicit, target-specific values. Christopher Lamb2008-03-107-14/+47
* Increase ISD::ParamFlags to 64 bits. Increase the ByValSizeDale Johannesen2008-03-101-5/+9
* teach X86InstrInfo::copyRegToReg how to copy into ST(0) from Chris Lattner2008-03-091-1/+18
* add some code to support cross-register class copying from Chris Lattner2008-03-091-4/+22
* rearrange some code, no functionality change.Chris Lattner2008-03-091-58/+59
* claim ST(x) registers are 80 bits, which is true. This doesn't affect Chris Lattner2008-03-091-1/+1
* rename FP_SETRESULT -> FP_SET_ST0Chris Lattner2008-03-094-15/+15
* rename FpGETRESULT32 -> FpGET_ST0_32 etc. Add support forChris Lattner2008-03-095-46/+62
* Finish implementing a readme entry: when inserting an i64 variableChris Lattner2008-03-092-43/+5
* add a noteChris Lattner2008-03-091-0/+37
* Implement a readme entry, compilingChris Lattner2008-03-092-26/+51
* 1) Improve comments.Chris Lattner2008-03-081-1/+14
* minor simplifications to this code, don't create a deadChris Lattner2008-03-081-6/+10
* This one looks easy, add a note.Chris Lattner2008-03-081-1/+2
* move these to the appropriate fileChris Lattner2008-03-082-53/+57
* Implement x86 support for @llvm.prefetch. It corresponds to prefetcht{0|1|2} ...Evan Cheng2008-03-082-6/+12
* mark frem as expand for all legal fp types on x86, regardless of whetherChris Lattner2008-03-071-3/+2
* some more spelling changesGabor Greif2008-03-061-1/+1
* evan implemented this.Chris Lattner2008-03-051-26/+0
* isTwoAddress = 1 -> Constraints.Evan Cheng2008-03-051-47/+47
* PSLLWri etc. are two-address instructions.Evan Cheng2008-03-051-1/+3
* add a noteChris Lattner2008-03-051-0/+30