aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/XCore
Commit message (Expand)AuthorAgeFilesLines
* Target/*/CMakeLists.txt: Add the dependency to CommonTableGen explicitly for ...NAKAMURA Takumi2013-08-061-1/+1
* Stop leaking register infos in the disassemblers.Benjamin Kramer2013-08-031-2/+2
* XCore target: Fix Vararg handlingRobert Lytton2013-08-011-12/+14
* XCore target: Add byval handlingRobert Lytton2013-08-011-11/+63
* Xcore targetRobert Lytton2013-08-011-6/+9
* test commitRobert Lytton2013-07-291-0/+1
* test commitRichard Osborne2013-07-261-1/+1
* [XCore] Add TODO regarding byval structsRichard Osborne2013-07-261-0/+2
* [XCore] Ensure implicit operands aren't lost on the return instruction.Richard Osborne2013-07-171-1/+3
* [XCore] Fix printing of inline asm operands.Richard Osborne2013-07-161-11/+7
* Use SmallVectorImpl& instead of SmallVector to avoid repeating small vector s...Craig Topper2013-07-141-4/+4
* [XCore] Whitespace fixes, no functionality change.Richard Osborne2013-07-031-3/+3
* [XCore] Add ISel pattern for LDWCPRichard Osborne2013-07-031-8/+7
* [XCore] Fix instruction selection for zext, mkmsk instructions.Richard Osborne2013-07-022-2/+2
* The getRegForInlineAsmConstraint function should only accept MVT value types.Chad Rosier2013-06-222-2/+2
* Access the TargetLoweringInfo from the TargetMachine object instead of cachin...Bill Wendling2013-06-191-3/+1
* DebugInfo: remove target-specific Frame Index handling for DBG_VALUE MachineI...David Blaikie2013-06-163-53/+2
* Don't cache the instruction and register info from the TargetMachine, becauseBill Wendling2013-06-073-6/+6
* Cache the TargetLowering info object as a pointer.Bill Wendling2013-06-061-1/+1
* Order CALLSEQ_START and CALLSEQ_END nodes.Andrew Trick2013-05-291-2/+2
* Track IR ordering of SelectionDAG nodes 2/4.Andrew Trick2013-05-253-35/+35
* Replace Count{Leading,Trailing}Zeros_{32,64} with count{Leading,Trailing}Zeros.Michael J. Spencer2013-05-242-3/+3
* Remove the Copied parameter from MemoryObject::readBytes.Benjamin Kramer2013-05-241-2/+2
* Removed unused variable, detected by gccPatrik Hagglund2013-05-161-2/+0
* Don't call addFrameMove on XCore.Rafael Espindola2013-05-161-34/+0
* Remove the MachineMove class.Rafael Espindola2013-05-132-4/+5
* Change getFrameMoves to return a const reference.Rafael Espindola2013-05-111-8/+6
* Remove unused argument.Rafael Espindola2013-05-103-4/+4
* [XCore] Fix handling of functions where only the LR is spilled.Richard Osborne2013-05-091-27/+30
* [XCore] Add LDAPB instructions.Richard Osborne2013-05-051-3/+13
* [XCore] Update LDAP to use pcrel_imm.Richard Osborne2013-05-051-3/+3
* [XCore] Rename calltarget -> pcrel_imm.Richard Osborne2013-05-051-6/+6
* [XCore] Add BLRB instructions.Richard Osborne2013-05-051-0/+7
* [XCore] Remove '-' from back branch asm syntax.Richard Osborne2013-05-052-6/+18
* Fix buildbot failure on 64 bit linux due to std::max() having differentRichard Osborne2013-05-041-1/+1
* [XCore] Remove unused operand type.Richard Osborne2013-05-041-1/+0
* [XCore] Make use of the target independent global address offset folding.Richard Osborne2013-05-046-98/+41
* [XCore] Simplify code that checks for an aligned base plus a constant.Richard Osborne2013-05-042-81/+56
* [XCore] Move lowering of thread local storage to a separate pass.Richard Osborne2013-05-046-55/+158
* [XCore] Use static relocation model by default.Richard Osborne2013-05-044-5/+11
* ArrayRefize getMachineNode(). No functionality change.Michael Liao2013-04-191-6/+6
* [XCore] Add bru instruction.Richard Osborne2013-04-041-0/+3
* [XCore] The RRegs register class is a superset of GRRegs.Richard Osborne2013-04-044-34/+46
* Allow the register scavenger to spill multiple registersHal Finkel2013-03-221-1/+1
* DAGCombiner: Use correct value type for checking legality of BR_CC v3Tom Stellard2013-03-081-1/+1
* Fix PR10475Michael Liao2013-03-011-1/+1
* Move the eliminateCallFramePseudoInstr method from TargetRegisterInfoEli Bendersky2013-02-214-56/+56
* Update TargetLowering ivars for name policy.Jim Grosbach2013-02-201-3/+3
* [XCore] Add missing 2r instructions.Richard Osborne2013-02-173-1/+35
* [XCore] Add TSETR instruction.Richard Osborne2013-02-173-1/+34