aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target
Commit message (Expand)AuthorAgeFilesLines
* Cleanup up unused R3LiveIn tracking.Jim Grosbach2009-10-082-19/+2
* Re-enable register scavenging in Thumb1 by default.Jim Grosbach2009-10-082-64/+10
* Add codegen support for NEON vst3 intrinsics with <1 x i64> vectors.Bob Wilson2009-10-083-0/+6
* Add codegen support for NEON vst2 intrinsics with <1 x i64> vectors.Bob Wilson2009-10-083-0/+5
* Add codegen support for NEON vld4 intrinsics with <1 x i64> vectors.Bob Wilson2009-10-073-0/+6
* Add codegen support for NEON vld3 intrinsics with <1 x i64> vectors.Bob Wilson2009-10-073-0/+6
* Add codegen support for NEON vld2 intrinsics with <1 x i64> vectors.Bob Wilson2009-10-073-0/+5
* reverting thumb1 scavenging default due to test failure while I figure out wh...Jim Grosbach2009-10-072-9/+64
* Fix handling of x86 'R' constraint.Dale Johannesen2009-10-071-1/+8
* Enable thumb1 register scavenging by default.Jim Grosbach2009-10-072-64/+9
* Add some instruction encoding bits for NEON load/store instructions.Bob Wilson2009-10-072-140/+165
* Add codegen support for NEON vst4 intrinsics with 128-bit vectors.Bob Wilson2009-10-073-9/+94
* Add codegen support for NEON vst3 intrinsics with 128-bit vectors.Bob Wilson2009-10-073-9/+88
* Add codegen support for NEON vst2 intrinsics with 128-bit vectors.Bob Wilson2009-10-073-7/+47
* Add codegen support for NEON vld4 intrinsics with 128-bit vectors.Bob Wilson2009-10-073-7/+83
* Add another bit of the ARM target assembler to llvm-mc to parse registersKevin Enderby2009-10-071-3/+17
* Replace TargetInstrInfo::isInvariantLoad and its target-specificDan Gohman2009-10-076-90/+0
* Add codegen support for NEON vld3 intrinsics with 128-bit vectors.Bob Wilson2009-10-073-13/+92
* Rearrange code for selecting vld2 intrinsics. No functionality change.Bob Wilson2009-10-071-9/+14
* Add register-reuse to frame-index register scavenging. When a target usesJim Grosbach2009-10-0726-75/+123
* Add PseudoSourceValues for constpool stuff on ELF (Darwin should use somethin...Anton Korobeynikov2009-10-072-12/+34
* Added bits of the ARM target assembler to llvm-mc to parse some load instructionKevin Enderby2009-10-061-1/+404
* Add codegen support for NEON vld2 operations on quad registers.Bob Wilson2009-10-064-1/+62
* Use copyRegToReg hook to copy registers.Bob Wilson2009-10-061-6/+4
* Fix a comment typo.Bob Wilson2009-10-061-1/+1
* Instead of printing unnecessary basic block labels as labels inDan Gohman2009-10-0612-37/+4
* Remove xs1b predicate since it is no longer needed to differentiate betweemRichard Osborne2009-10-064-33/+5
* Remove xs1a subtarget. xs1a is a preproduction device used inRichard Osborne2009-10-067-98/+45
* Default to the xs1b subtargetRichard Osborne2009-10-061-1/+1
* Update processDebugLoc() so that it can be used to process debug info before ...Devang Patel2009-10-0616-22/+39
* In Thumb1, the register scavenger is not always able to use an emergencyJim Grosbach2009-10-053-3/+36
* Remove explicit enum integer values. They don't appear to be needed, andDan Gohman2009-10-052-22/+22
* Add RIP to GR64_NOREX. This fixed a MachineVerifier error when RIPDan Gohman2009-10-051-5/+5
* strength reduce a ton of type equality tests to check the typeid (ThroughChris Lattner2009-10-052-7/+7
* Add a comment to describe letters used in multiclass name suffixes.Bob Wilson2009-10-031-0/+6
* Fix encoding problem for VMLS instruction.Bob Wilson2009-10-031-1/+1
* getFunctionAlignment should return log2 alignment.Evan Cheng2009-10-022-3/+4
* Forgot about ARM::tPUSH. It also has a new writeback operand.Evan Cheng2009-10-021-0/+1
* Move load / store multiple before post-alloc scheduling.Evan Cheng2009-10-021-10/+2
* Remove neonfp attribute and instead set default based on CPU string. Add -arm...David Goodwin2009-10-012-5/+8
* Restore the -post-RA-scheduler flag as an override for the target specificati...David Goodwin2009-10-012-5/+6
* ARM::tPOP and tPOP_RET each has an extra writeback operand now.Evan Cheng2009-10-013-2/+6
* Add hasExtraSrcRegAllocReq and hasExtraDefRegAllocReq flags to ld / st multiple,Evan Cheng2009-10-015-24/+33
* Update ARM JIT emitter to account for ld/st multiple changes.Evan Cheng2009-10-011-3/+3
* Change ld/st multiples to explicitly model the writeback to base register. Th...Evan Cheng2009-10-016-40/+55
* Use MachineInstr as an processDebugLoc() argument.Devang Patel2009-09-3012-12/+12
* Use OutStreamer.SwitchSection instead of writing out textual section directives.Bob Wilson2009-09-301-7/+18
* Add a new virtual EmitStartOfAsmFile method to the AsmPrinter and use thisBob Wilson2009-09-304-23/+9
* Fix a comment typo.Bob Wilson2009-09-301-1/+1
* The AsmPrinter base class contains a DwarfWriter member, so there's no needBob Wilson2009-09-303-22/+3
generated by cgit v1.1 at 2024-12-27 02:26:52 +0000