aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target
Commit message (Expand)AuthorAgeFilesLines
* Optimized integer vector multiplication operation by replacing it with shift/...Elena Demikhovsky2013-06-261-2/+4
* R600: Use new getNamedOperandIdx function generated by TableGenTom Stellard2013-06-2510-228/+160
* X86 cost model: Vectorizing integer division is a bad ideaArnold Schwaighofer2013-06-251-0/+25
* [PowerPC] Support @got modifierUlrich Weigand2013-06-251-0/+18
* R600: Consolidate expansion of v2i32/v4i32 ops for EG/SIAaron Watry2013-06-253-49/+22
* R600/SI: Expand xor v2i32/v4i32Aaron Watry2013-06-251-0/+3
* R600/SI: Expand urem of v2i32/v4i32 for SIAaron Watry2013-06-251-0/+3
* R600/SI: Expand udiv v[24]i32 for SI and v2i32 for EGAaron Watry2013-06-252-0/+4
* R600/SI: Expand ashr of v2i32/v4i32 for SIAaron Watry2013-06-251-0/+2
* R600/SI: Expand srl of v2i32/v4i32 for SIAaron Watry2013-06-251-0/+2
* R600/SI: Expand shl of v2i32/v4i32 for SIAaron Watry2013-06-251-0/+3
* R600/SI: Expand or of v2i32/v4i32 for SIAaron Watry2013-06-251-0/+3
* R600/SI: Expand mul of v2i32/v4i32 for SIAaron Watry2013-06-251-0/+3
* R600/SI: Expand and of v2i32/v4i32 for SIAaron Watry2013-06-251-0/+3
* [PowerPC] Add extended rotate/shift mnemonicsUlrich Weigand2013-06-252-9/+264
* [PowerPC] Add rldcr/rldic instructionsUlrich Weigand2013-06-251-0/+8
* [PowerPC] Add extended subtract mnemonicsUlrich Weigand2013-06-252-0/+54
* [NVPTX] Default pointer type doesn't make sense for getParamSymbol()Justin Holewinski2013-06-252-2/+2
* Revert "Temporarily enable MI-Sched on X86."Andrew Trick2013-06-251-4/+1
* R600/SI: Report unaligned memory accesses as legal for > 32-bit typesTom Stellard2013-06-252-0/+13
* R600: Add support for i32 loads from the constant address space on CaymanTom Stellard2013-06-251-0/+9
* R600/SI: Add support for v4i32 and v4f32 kernel argsTom Stellard2013-06-251-4/+5
* R600: Fix typo in R600Schedule.tdTom Stellard2013-06-251-2/+2
* PPCAsmParser.cpp: Quote "@l/@ha" in comments. [-Wdocumentation]NAKAMURA Takumi2013-06-251-2/+2
* [PowerPC] Support some miscellaneous mnemonics in the asm parserUlrich Weigand2013-06-242-0/+17
* PPC: Remove default case from fully covered switch.Benjamin Kramer2013-06-241-4/+2
* R600: Fix spelling error in commentAaron Watry2013-06-241-1/+1
* [PowerPC] Add predicted forms of branchesUlrich Weigand2013-06-246-68/+259
* NVPTXTargetObjectFile.h: Initialize some pointers as NULL in the constructor ...NAKAMURA Takumi2013-06-241-1/+23
* [PowerPC] Add t/f branch mnemonics to asm parserUlrich Weigand2013-06-241-0/+20
* [PowerPC] Support generic conditional branches in asm parserUlrich Weigand2013-06-242-0/+55
* [PowerPC] Support absolute branchesUlrich Weigand2013-06-2410-22/+147
* [PowerPC] Support bd(n)zl and bd(n)zlrlUlrich Weigand2013-06-241-0/+12
* [PowerPC] Support b(cond)l in the asm parserUlrich Weigand2013-06-241-0/+9
* [PowerPC] Support blrl and variants in the asm parserUlrich Weigand2013-06-241-0/+13
* This patch introduces RegisterOperand class into Mips FPU instruction defini...Vladimir Medic2013-06-243-87/+157
* ARM: check predicate bits for thumb instructionsAmaury de la Vieuville2013-06-241-13/+17
* ARM: rGPR is meant to be unpredictable, not undefinedAmaury de la Vieuville2013-06-241-2/+5
* Temporarily enable MI-Sched on X86.Andrew Trick2013-06-241-1/+4
* ARM: fix thumb1 nop decodingAmaury de la Vieuville2013-06-241-9/+0
* ARM: fix IT decodingAmaury de la Vieuville2013-06-241-4/+2
* ARM: enable decoding of pc-relative PLD/PLIAmaury de la Vieuville2013-06-242-46/+148
* Add MI-Sched support for x86 macro fusion.Andrew Trick2013-06-232-0/+164
* The getRegForInlineAsmConstraint function should only accept MVT value types.Chad Rosier2013-06-2224-26/+26
* DebugInfo: Don't lose unreferenced non-trivial by-value parametersDavid Blaikie2013-06-212-4/+0
* [NVPTX] Add support for selecting CUDA vs OCL mode based on tripleJustin Holewinski2013-06-212-13/+7
* Fix IMULX machine model. Multiple def operands require multiple SchedWrites.Andrew Trick2013-06-214-4/+7
* [PowerPC] Support R_PPC_REL16 family of relocationsUlrich Weigand2013-06-211-0/+17
* [PowerPC] Support various tls-related modifiersUlrich Weigand2013-06-211-0/+78
* [PowerPC] Support @higher et.al. modifiersUlrich Weigand2013-06-214-2/+58
generated by cgit v1.1 at 2025-02-09 10:36:33 +0000