aboutsummaryrefslogtreecommitdiffstats
path: root/lib
Commit message (Expand)AuthorAgeFilesLines
* ARM sched model: Use the right resources for DIVArnold Schwaighofer2013-06-071-1/+1
* ARM sched model: Add VFP div instruction on SwiftArnold Schwaighofer2013-06-071-0/+16
* ARM sched model: Add SIMD/VFP load/store instructions on SwiftArnold Schwaighofer2013-06-071-0/+364
* [Sparc]: Use cmp instruction instead of subcc to compare integers.Venkatraman Govindaraju2013-06-073-17/+19
* Simplify code. No functionality change.Jakub Staszak2013-06-061-2/+1
* R600: Rewrite an awkward loop in R600MachineSchedulerVincent Lejeune2013-06-061-7/+15
* Jeffrey Yasskin volunteered to benchmark the vectorizer on -O2 or -Os when co...Nadav Rotem2013-06-061-1/+7
* Fix break in r183446 - helps to increment the iterator in a loopDavid Blaikie2013-06-061-1/+2
* Revert "ARM sched model: Add SIMD/VFP load/store instructions on Swift"Arnold Schwaighofer2013-06-061-364/+0
* Debug Info: simplify parameter ordering preservationDavid Blaikie2013-06-061-25/+21
* ARM sched model: Add SIMD/VFP load/store instructions on SwiftArnold Schwaighofer2013-06-061-0/+364
* ARM sched model: Add integer VFP/SIMD instructions on SwiftArnold Schwaighofer2013-06-063-0/+125
* Re-apply "Use IRBuilder instead of ConstantInt methods." with the fixed issues.Jakub Staszak2013-06-061-68/+55
* ARM sched model: Add integer load/store instructions on SwiftArnold Schwaighofer2013-06-061-0/+209
* ARM sched model: Add integer arithmetic instructions on SwiftArnold Schwaighofer2013-06-061-0/+155
* ARM sched model: Cortex A9 - More InstRW sched resourcesArnold Schwaighofer2013-06-061-4/+45
* ARM sched model: Add branch thumb instructionsArnold Schwaighofer2013-06-061-18/+21
* ARM sched model: Add branch thumb2 instructionsArnold Schwaighofer2013-06-061-11/+15
* ARM sched model: Add branch instructionsArnold Schwaighofer2013-06-061-27/+35
* ARM sched model: Add preload thumb2 instructionsArnold Schwaighofer2013-06-061-3/+6
* ARM sched model: Add preload instructionsArnold Schwaighofer2013-06-061-2/+4
* Teach llvm-objdump with the -macho parser how to use the data in code tableKevin Enderby2013-06-061-1/+45
* ARM sched model: Add more ALU and CMP thumb instructionsArnold Schwaighofer2013-06-061-46/+61
* Revert "Use IRBuilder instead of ConstantInt methods. It simplifies code a li...Rafael Espindola2013-06-061-56/+70
* ARM sched model: Add more ALU and CMP thumb2 instructionsArnold Schwaighofer2013-06-061-52/+86
* R600: Remove leftover code in R600MachineScheduler.cppVincent Lejeune2013-06-061-16/+0
* Print symbol names in relocations when dumping COFF as YAML.Rafael Espindola2013-06-061-2/+3
* Cast to the correct type. Pointer, not reference.Bill Wendling2013-06-061-1/+1
* R600OptimizeVectorRegisters.cpp: Tweak a warning. [-Wsometimes-uninitialized]NAKAMURA Takumi2013-06-061-1/+1
* R600OptimizeVectorRegisters.cpp: Suppress a warning. [-Wunused-variable]NAKAMURA Takumi2013-06-061-0/+1
* Trailing linefeed.NAKAMURA Takumi2013-06-061-1/+0
* Cast to the proper type.Bill Wendling2013-06-061-1/+1
* Remove unneeded cast<>.Jakub Staszak2013-06-061-2/+2
* Cache the TargetLowering info object as a pointer.Bill Wendling2013-06-0616-79/+78
* Use IRBuilder instead of ConstantInt methods.Jakub Staszak2013-06-061-27/+17
* Don't cache the TargetLoweringInfo object inside of the FunctionLowering object.Bill Wendling2013-06-062-18/+19
* Add writeAsHex(raw_ostream &) method to BinaryRef.Sean Silva2013-06-051-7/+14
* R600: Replace predicate loop with predicate functionTom Stellard2013-06-051-11/+13
* Rename BinaryRef::isBinary to more descriptive DataIsHexString.Sean Silva2013-06-051-1/+1
* Add space to assert message.Bill Wendling2013-06-051-1/+1
* Add writeAsBinary(raw_ostream &) method to BinaryRef.Sean Silva2013-06-051-0/+29
* R600: Add a pass that merge Vector RegisterVincent Lejeune2013-06-054-0/+370
* R600: Schedule copy from phys register at beginning of blockVincent Lejeune2013-06-052-1/+32
* [mips] brcond + setgt/setugt instruction selection patterns.Akira Hatanaka2013-06-051-0/+4
* Use IRBuilder instead of ConstantInt methods. It simplifies code a little bit.Jakub Staszak2013-06-051-70/+56
* [PATCH] Fix VGATHER* operand constraintsMichael Liao2013-06-052-1/+5
* ARM sched model: Add more ALU and CMP instructionsArnold Schwaighofer2013-06-051-37/+49
* ARM sched model: Add divsion, loads, branches, vfp cvtArnold Schwaighofer2013-06-054-7/+89
* ARMInstrInfo: Improve isSwiftFastImmShiftArnold Schwaighofer2013-06-051-0/+2
* This is a simple patch that changes RRX and RRXS to accept all registers as o...Mihai Popa2013-06-051-1/+1
generated by cgit v1.1 at 2025-02-05 01:40:47 +0000