aboutsummaryrefslogtreecommitdiffstats
path: root/test/CodeGen/R600/sub.ll
Commit message (Expand)AuthorAgeFilesLines
* Update aosp/master LLVM for rebase to r222494.Stephen Hines2014-12-021-14/+14
* Update LLVM for rebase to r212749.Stephen Hines2014-07-211-17/+33
* Update LLVM for 3.5 rebase (r209712).Stephen Hines2014-05-291-18/+37
* R600/SI: Change formatting of printed registers.Matt Arsenault2013-11-121-6/+6
* R600/SI: Use -verify-machineinstrs for most testsTom Stellard2013-10-101-1/+1
* R600: Non vector only instruction can be scheduled on trans unitVincent Lejeune2013-09-041-6/+6
* R600: Set scheduling preference to Sched::SourceTom Stellard2013-08-121-1/+1
* R600: Add 64-bit float load/store supportTom Stellard2013-08-011-1/+1
* Revert "R600: Non vector only instruction can be scheduled on trans unit"Tom Stellard2013-07-311-6/+6
* R600: Non vector only instruction can be scheduled on trans unitVincent Lejeune2013-07-311-6/+6
* R600/SI: Expand sub for v2i32 and v4i32 for SITom Stellard2013-06-201-6/+31
* R600: Expand SUB for v2i32/v4i32Tom Stellard2013-05-101-0/+15