aboutsummaryrefslogtreecommitdiffstats
path: root/test/CodeGen/Thumb2/machine-licm.ll
Commit message (Expand)AuthorAgeFilesLines
* Update aosp/master llvm for rebase to r233350Pirama Arumuga Nainar2015-04-091-5/+5
* Mass update to CodeGen tests to use CHECK-LABEL for labels corresponding to f...Stephen Lin2013-07-141-3/+3
* Fold predicable instructions into MOVCC / t2MOVCC.Jakob Stoklund Olesen2012-08-151-1/+1
* - Add MachineInstrBundle.h and MachineInstrBundle.cpp. This includes a functionEvan Cheng2011-12-141-1/+1
* Add vmov.f32 to materialize f32 immediate splats which cannot be handled byEvan Cheng2011-11-151-3/+2
* ARM Darwin default relocation model is PIC.Jim Grosbach2011-09-301-1/+1
* Make tBX_RET and tBX_RET_vararg predicable.Jim Grosbach2011-07-081-5/+4
* Fix more register allocation sensitive tests.Jakob Stoklund Olesen2011-07-081-2/+2
* Implement Jakob's suggestion on how to detect fall thought without callingRafael Espindola2011-06-141-2/+2
* AnalyzeBranch doesn't change which successors a bb has, just the orderRafael Espindola2011-06-121-2/+2
* Weekly fix of register allocation dependent unit tests.Jakob Stoklund Olesen2011-04-301-10/+10
* fix two completely broken tests, which were matching due to PR9629.Chris Lattner2011-04-091-3/+3
* Last round of fixes for movw + movt global address codegen.Evan Cheng2011-01-211-9/+6
* Remove ARM isel hacks that fold large immediates into a pair of add, sub, and,Evan Cheng2010-11-171-1/+40
* Enable using vdup for vector constants which are splat ofDale Johannesen2010-10-191-4/+4
* Change register allocation order for ARM VFP and NEON registers to put theBob Wilson2010-10-081-1/+1
* Add alignment arguments to all the NEON load/store intrinsics.Bob Wilson2010-08-271-4/+4
* Print "dregpair" NEON operands with a space between them, for readability andBob Wilson2010-07-091-1/+1
* Remove arm_apcscc from the test files. It is the default and doing thisRafael Espindola2010-06-171-2/+2
* t2LEApcrel and tLEApcrel are re-materializable. This makes it possible to hoi...Evan Cheng2010-05-191-6/+39
* Start function numbering at 0.Dan Gohman2010-04-171-7/+7
* Enable machine cse pass.Evan Cheng2010-03-101-4/+2
* Enable hoisting load from constant memories.Evan Cheng2009-11-201-2/+6
* Also CSE non-pic load from constant pools.Evan Cheng2009-11-201-2/+11
* Refactor code. Fix a potential missing check. Teach isIdentical() about tLDRp...Evan Cheng2009-11-071-0/+1
* - Add TargetInstrInfo::isIdentical(). It's similar to MachineInstr::isIdenticalEvan Cheng2009-11-071-4/+6
* - Add pseudo instructions tLDRpci_pic and t2LDRpci_pic which does a pc-relativeEvan Cheng2009-11-061-0/+3
* Fix test.Evan Cheng2009-11-041-1/+1
* Use cbz and cbnz instructions.Evan Cheng2009-10-311-0/+2
* It's safe to remat t2LDRpci; Add PseudoSourceValue to load / store's to enabl...Evan Cheng2009-10-311-0/+34