aboutsummaryrefslogtreecommitdiffstats
path: root/test/CodeGen
Commit message (Expand)AuthorAgeFilesLines
* Fix incomin arg stack frame offset in case we need to generate stack frameAnton Korobeynikov2009-07-161-0/+22
* Revert the commit, it just hides the real bugAnton Korobeynikov2009-07-167-182/+14
* Lower anyext to zext, 32-bit stuff does not have any implicit zero-extension ...Anton Korobeynikov2009-07-167-14/+182
* Provide consistent subreg idx scheme. This (hopefully) fixes remaining divide...Anton Korobeynikov2009-07-162-5/+5
* Implement 'large' PIC modelAnton Korobeynikov2009-07-162-0/+56
* Implement shifts properly (hopefilly - finally!)Anton Korobeynikov2009-07-161-0/+25
* Properly handle divides. As a bonus - implement memory versions of them.Anton Korobeynikov2009-07-162-4/+68
* 32 bit shifts have only 12 bit displacementsAnton Korobeynikov2009-07-161-0/+27
* Consolidate reg-imm / reg-reg-imm address mode selection logic in one place.Anton Korobeynikov2009-07-161-1/+16
* Add support for 12 bit displacementsAnton Korobeynikov2009-07-163-3/+132
* Emit proper lowering of load from arg stack slotAnton Korobeynikov2009-07-161-0/+19
* Implement dynamic allocasAnton Korobeynikov2009-07-161-0/+14
* Add jump tablesAnton Korobeynikov2009-07-161-0/+39
* Add rotatesAnton Korobeynikov2009-07-161-0/+13
* Add patterns for integer negateAnton Korobeynikov2009-07-162-0/+15
* Provide proper patterns for and with imm instructions. Tune the tests accordi...Anton Korobeynikov2009-07-167-14/+13
* Add 32 bit and reg-imm and disable invalid patterns for nowAnton Korobeynikov2009-07-167-10/+25
* Add z9 and z10 target processors. Mark z10-only instructions as such.Anton Korobeynikov2009-07-161-3/+3
* Proper lower 'small' resultsAnton Korobeynikov2009-07-161-0/+12
* Completel forgot about unconditional branchesAnton Korobeynikov2009-07-161-0/+18
* Lower addresses of globalsAnton Korobeynikov2009-07-161-0/+23
* Test (incomplete) for easy mulsAnton Korobeynikov2009-07-161-0/+29
* Provide "wide" muls and divs/remsAnton Korobeynikov2009-07-161-0/+55
* Tests for cmp / br_cc / select_ccAnton Korobeynikov2009-07-165-0/+570
* Emit callee-saved regs spills / restoresAnton Korobeynikov2009-07-162-2/+2
* Some preliminary call loweringAnton Korobeynikov2009-07-162-0/+29
* Prologue / epilogue emissionAnton Korobeynikov2009-07-161-0/+1
* Add simple frame index eliminationAnton Korobeynikov2009-07-162-0/+28
* Provide proper test :)Anton Korobeynikov2009-07-161-10/+9
* Add address computation stuffAnton Korobeynikov2009-07-161-0/+12
* Add mem-imm storesAnton Korobeynikov2009-07-161-0/+35
* Add stores and truncstoresAnton Korobeynikov2009-07-161-0/+67
* Add patterns for various extloadsAnton Korobeynikov2009-07-161-0/+75
* Add shifts and reg-imm address matchingAnton Korobeynikov2009-07-161-0/+121
* Add bunch of 32-bit patterns... Uffff :)Anton Korobeynikov2009-07-1612-0/+412
* Add bunch of reg-imm movsAnton Korobeynikov2009-07-161-4/+47
* Provide masked reg-imm 'or' and 'and'Anton Korobeynikov2009-07-162-8/+46
* Fix test running linesAnton Korobeynikov2009-07-1610-10/+10
* Add reg-reg and patternAnton Korobeynikov2009-07-162-0/+16
* Add sub reg-reg patternAnton Korobeynikov2009-07-162-0/+14
* Add xor reg-reg patternAnton Korobeynikov2009-07-162-0/+12
* Add or reg-reg pattern.Anton Korobeynikov2009-07-162-0/+15
* Add add reg-reg and reg-imm patternsAnton Korobeynikov2009-07-162-0/+12
* Add simple reg-reg and reg-imm movesAnton Korobeynikov2009-07-162-0/+12
* Minimal lowering for formal_arguments / retAnton Korobeynikov2009-07-161-0/+6
* Add testsuite dir for systemz stuffAnton Korobeynikov2009-07-161-0/+5
* Combine an unaligned store of unaligned load into a memmove.Richard Osborne2009-07-161-0/+12
* Expand unaligned 32 bit loads from an address which is a constantRichard Osborne2009-07-162-0/+31
* Custom lower unaligned 32 bit stores and loads into libcalls. This is Richard Osborne2009-07-162-0/+18
* Let callers decide the sub-register index on the def operand of rematerialize...Evan Cheng2009-07-162-1/+215
generated by cgit v1.1 at 2024-10-30 05:37:00 +0000