aboutsummaryrefslogtreecommitdiffstats
path: root/test/MC/Disassembler
Commit message (Expand)AuthorAgeFilesLines
* X86: add more GATHER intrinsics in LLVMManman Ren2012-06-291-1/+19
* X86: add GATHER intrinsics (AVX2) in LLVMManman Ren2012-06-261-0/+6
* Revert r158846.Akira Hatanaka2012-06-204-172/+160
* In MipsDisassembler.cpp, instead of defining register class tables, use the onesAkira Hatanaka2012-06-204-160/+172
* Correct decoder for T1 conditional B encodingRichard Barton2012-06-061-1/+10
* Add lit.local.cfg to run the tests in test/MC/Disassembler/Mips.Akira Hatanaka2012-05-311-0/+6
* Add intrinsics, code gen, assembler and disassembler support for the SSE4a ex...Benjamin Kramer2012-05-292-0/+36
* Added the missing bit definition for the 4th bit of the STR (post reg) instru...Silviu Baranga2012-05-112-0/+67
* Fix issues with the ARM bl and blx thumb instructions and the J1 and J2 bitsKevin Enderby2012-05-031-0/+8
* Fixed disassembler for vstm/vldm ARM VFP instructions.Silviu Baranga2012-05-031-0/+27
* Disallow YIELD and other allocated nop hints in pre-ARMv6 architectures.Richard Barton2012-05-021-12/+0
* Missed some register numbers.Benjamin Kramer2012-04-271-3/+3
* Update edis test for r155704.Benjamin Kramer2012-04-271-1/+1
* Specify cpu to unbreak tests.Evan Cheng2012-04-2611-11/+11
* Add missing test cases for ARM VLD3 (single 3-element structure to all lanes)Kevin Enderby2012-04-242-0/+38
* Add missing test cases for ARM VLD4 (single 4-element structure to all lanes)Kevin Enderby2012-04-242-0/+49
* Added support for disassembling unpredictable swp/swpb ARM instructions.Silviu Baranga2012-04-181-0/+26
* Fix the bahavior of the disassembler when decoding unpredictable mrs instruct...Silviu Baranga2012-04-181-0/+18
* Added support for unpredictable mcrr/mcrr2/mrrc/mrrc2 ARM instruction in the ...Silviu Baranga2012-04-182-0/+17
* Fixed decoding for the ARM cdp2 instruction. The restriction on the coprocess...Silviu Baranga2012-04-181-0/+3
* Add suport for unpredicatble cases of the cmp, tst, teq and cmnz ARM instruct...Silviu Baranga2012-04-181-0/+30
* Add disassembler to MIPS. Akira Hatanaka2012-04-178-0/+2042
* Fix ARM disassembly of VLD2 (single 2-element structure to all lanes)Kevin Enderby2012-04-172-0/+75
* Add -disassemble support for -show-inst and -show-encode capability llvm-mc. ...Richard Barton2012-04-161-1/+1
* Fixed a case of ARM disassembly getting an assert on a bad encodingKevin Enderby2012-04-111-0/+13
* Add retw and lretw instructions. Also, fix Intel syntax parsing for allCharles Davis2012-04-111-0/+6
* Fix ARM disassembly of VLD instructions with writebacks.  And add test a caseKevin Enderby2012-04-112-0/+364
* Fix a number of problems with ARM fused multiply add/subtract instructions.Evan Cheng2012-04-111-0/+37
* Add the tests that were supposed to go with r153935 that I forgot svn addCraig Topper2012-04-062-0/+73
* Added support for unpredictable ADC/SBC instructions on ARM, and also fixed s...Silviu Baranga2012-04-051-0/+17
* Added support for handling unpredictable arithmetic instructions on ARM.Silviu Baranga2012-04-052-12/+7
* Add support for AVX enhanced comparison predicates. Patch from Kay Tiong Khoo.Craig Topper2012-04-031-0/+12
* Revert r153924. Delete test/MC/Disassembler/Mips and lib/Target/Mips/Disassem...Akira Hatanaka2012-04-038-0/+0
* Revert r153924. There were buildbot failures.Akira Hatanaka2012-04-038-2042/+0
* MIPS disassembler support.Akira Hatanaka2012-04-038-0/+2042
* Added fix in TableGen instruction decoder generation. The decoder now breaks ...Silviu Baranga2012-04-021-0/+15
* Continue cleanup of LIT, getting rid of the remaining artifacts from dejagnuEli Bendersky2012-03-253-24/+3
* Added soft fail checks for the disassembler when decoding some corner cases o...Silviu Baranga2012-03-223-2/+21
* Added soft fail cases for the disassembler when decoding LDRSBT, LDRHT or LDR...Silviu Baranga2012-03-221-0/+22
* Added soft fail cases for the disassembler when decoding MUL instructions on ...Silviu Baranga2012-03-221-0/+17
* Fix ARM disassembly of VST1 and VST2 instructions with writeback. And add testKevin Enderby2012-03-212-0/+368
* The ARM instructions that have an unpredictable behavior when the pc register...Silviu Baranga2012-03-205-5/+17
* Change the second line of the test added for r152414 to use CHECK-NEXT.Kevin Enderby2012-03-121-1/+1
* Fix disasm of iret, sysexit, and sysret when displayed with Intel syntax.Bill Wendling2012-03-101-0/+22
* Fix the x86 disassembler to at least print the lock prefix if it is the firstKevin Enderby2012-03-091-0/+5
* Fix a bug in the ARM disassembly of the neon VLD2 all lanes instruction.Kevin Enderby2012-03-062-0/+14
* Change ARMInstPrinter::printPredicateOperand() so it will not abort if itKevin Enderby2012-03-011-0/+18
* X86 disassembler support for jcxz, jecxz, and jrcxz. Fixes PR11643. Patch by ...Craig Topper2012-02-272-0/+11
* Add vmfunc instruction to X86 assembler and disassembler.Craig Topper2012-02-192-0/+6
* Add X86 assembler and disassembler support for AMD SVM instructions. Original...Craig Topper2012-02-182-0/+48