aboutsummaryrefslogtreecommitdiffstats
path: root/test/MC
Commit message (Expand)AuthorAgeFilesLines
* Intel syntax. Support .intel_syntax directive.Devang Patel2012-01-301-0/+7
* Ensure .AliasedSymbol() is called on all uses of getSymbol(). Affects ARM and...James Molloy2012-01-282-0/+12
* Small improvement to the recursion detection logic from the previous commit.Rafael Espindola2012-01-281-0/+4
* Handle recursive variable definitions directly. This gives us better errorRafael Espindola2012-01-282-1/+13
* Intel Syntax: Parse mem operand with seg reg. QWORD PTR FS:[320]Devang Patel2012-01-271-0/+2
* Add support for the R_ARM_TARGET1 relocation, which should be given to reloca...James Molloy2012-01-261-0/+12
* ARM assemly parsing and validation of IT instruction.Jim Grosbach2012-01-251-0/+11
* NEON VLD4(all lanes) assembly parsing and encoding.Jim Grosbach2012-01-251-0/+40
* NEON VLD3(all lanes) assembly parsing and encoding.Jim Grosbach2012-01-241-0/+41
* ARM Darwin symbol ref differences w/o subsection-via-symbols.Jim Grosbach2012-01-241-0/+18
* Intel Syntax: Extend special hand coded logic, to recognize special instructi...Devang Patel2012-01-241-0/+3
* NEON VST4(one lane) assembly parsing and encoding.Jim Grosbach2012-01-241-11/+33
* NEON VLD4(one lane) assembly parsing and encoding.Jim Grosbach2012-01-241-11/+33
* NEON Two-operand assembly aliases for VSRA.Jim Grosbach2012-01-241-33/+71
* Remove redundant test file.Jim Grosbach2012-01-241-98/+0
* NEON Two-operand assembly aliases for VSLI.Jim Grosbach2012-01-241-16/+33
* NEON Two-operand assembly aliases for VSRI.Jim Grosbach2012-01-241-16/+33
* Tidy up.Jim Grosbach2012-01-241-32/+41
* NEON VST4(multiple 4 element structures) assembly parsing.Jim Grosbach2012-01-241-17/+39
* NEON VLD4(multiple 4 element structures) assembly parsing.Jim Grosbach2012-01-241-19/+39
* NEON VST3(single element from one lane) assembly parsing.Jim Grosbach2012-01-241-0/+35
* NEON VST3(multiple 3-element structures) assembly parsing.Jim Grosbach2012-01-231-19/+39
* NEON VLD3(multiple 3-element structures) assembly parsing.Jim Grosbach2012-01-232-65/+73
* Intel syntax: Robustify parsing of memory operand's displacement experssion.Devang Patel2012-01-231-2/+4
* NEON VLD3 lane-indexed assembly parsing and encoding.Jim Grosbach2012-01-231-11/+33
* Add support for .cfi_signal_frame. Fixes pr11762.Rafael Espindola2012-01-231-0/+23
* Intel syntax: Parse memory operand with empty base reg, e.g. DWORD PTR [4*RDI]Devang Patel2012-01-231-1/+3
* Simplify some NEON assembly pseudo definitions.Jim Grosbach2012-01-231-8/+8
* Intel syntax: Parse segment registers.Devang Patel2012-01-231-0/+2
* Intel syntax: Robustify register parsing.Devang Patel2012-01-201-0/+2
* Intel syntax: Parse ... PTR [-8]Devang Patel2012-01-201-1/+2
* Intel syntax: For now, disable ambiguous JMP64pcrel32 for intel syntax.Devang Patel2012-01-201-1/+4
* NEON use vmov.i32 to splat some f32 values into vectors.Jim Grosbach2012-01-201-0/+8
* Post process 'and', 'sub' instructions and select better encoding, if available.Devang Patel2012-01-191-0/+8
* Intel syntax: There is no need to create unary expr for simple negative displ...Devang Patel2012-01-191-0/+4
* Post process 'xor', 'or' and 'cmp' instructions and select better encoding, i...Devang Patel2012-01-191-0/+22
* Add testcase.Jim Grosbach2012-01-191-0/+13
* Thumb2 alternate syntax for LDR(literal) and friends.Jim Grosbach2012-01-181-0/+27
* Process instructions after match to select alternative encoding which may be ...Devang Patel2012-01-181-0/+24
* Thumb2 relaxation for LDR(literal).Jim Grosbach2012-01-181-0/+13
* MC tweak symbol difference resolution for non-local symbols.Jim Grosbach2012-01-173-5/+7
* Tidy up.Jim Grosbach2012-01-171-2/+2
* Intel syntax: Fix parser match class to check memory operand size.Devang Patel2012-01-171-0/+2
* Intel syntax: Parse "BYTE PTR [RDX + RCX]"Devang Patel2012-01-171-0/+2
* Intel syntax: Do not unncessarily create plus expression for memory operand d...Devang Patel2012-01-171-0/+2
* Intel syntax: Ignore mnemonic aliases.Devang Patel2012-01-171-0/+8
* Intel syntax: Robustify memory operand parsing.Devang Patel2012-01-171-0/+8
* Add new test.Devang Patel2012-01-131-0/+10
* Remove test case, as Chris suggested.Devang Patel2012-01-121-23/+0
* Add test case to check intel syntax parsing.Devang Patel2012-01-121-0/+23