aboutsummaryrefslogtreecommitdiffstats
path: root/test/MC
Commit message (Expand)AuthorAgeFilesLines
* Added support for disassembling unpredictable swp/swpb ARM instructions.Silviu Baranga2012-04-181-0/+26
* Fix the bahavior of the disassembler when decoding unpredictable mrs instruct...Silviu Baranga2012-04-181-0/+18
* Added support for unpredictable mcrr/mcrr2/mrrc/mrrc2 ARM instruction in the ...Silviu Baranga2012-04-182-0/+17
* Fixed decoding for the ARM cdp2 instruction. The restriction on the coprocess...Silviu Baranga2012-04-181-0/+3
* Add suport for unpredicatble cases of the cmp, tst, teq and cmnz ARM instruct...Silviu Baranga2012-04-181-0/+30
* Add disassembler to MIPS. Akira Hatanaka2012-04-178-0/+2042
* Fix ARM disassembly of VLD2 (single 2-element structure to all lanes)Kevin Enderby2012-04-172-0/+75
* ARM two-operand forms for vhadd and vhsub instructions.Jim Grosbach2012-04-162-0/+53
* MC assembly parser handling for trailing comma in macro instantiation.Jim Grosbach2012-04-161-0/+24
* This patch fixes 3 problems:Akira Hatanaka2012-04-161-10/+10
* ARM assembly two-operand forms for VRSHL.Jim Grosbach2012-04-161-0/+35
* Tidy up. Test formatting.Jim Grosbach2012-04-161-53/+64
* Do not add offset in applyFixup. This has already been accounted for in Value. Akira Hatanaka2012-04-161-0/+22
* ARM two-operand aliases for VRHADD instructions.Jim Grosbach2012-04-161-0/+27
* Tidy up. Testcase formatting.Jim Grosbach2012-04-161-13/+14
* Add -disassemble support for -show-inst and -show-encode capability llvm-mc. ...Richard Barton2012-04-161-1/+1
* Fixed a case of ARM disassembly getting an assert on a bad encodingKevin Enderby2012-04-111-0/+13
* ARM 'vuzp.32 Dd, Dm' is a pseudo-instruction.Jim Grosbach2012-04-111-0/+2
* ARM 'vzip.32 Dd, Dm' is a pseudo-instruction.Jim Grosbach2012-04-111-0/+2
* Clean up ARM fused multiply + add/sub support some more: rename some iselEvan Cheng2012-04-111-1/+1
* Add retw and lretw instructions. Also, fix Intel syntax parsing for allCharles Davis2012-04-114-0/+31
* Fix ARM disassembly of VLD instructions with writebacks.  And add test a caseKevin Enderby2012-04-112-0/+364
* ARM add missing Thumb1 two-operand aliases for shift-by-immediate.Jim Grosbach2012-04-111-0/+18
* Fix a number of problems with ARM fused multiply add/subtract instructions.Evan Cheng2012-04-112-0/+87
* ARM fix cc_out operand handling for t2SUBrr instructions.Jim Grosbach2012-04-101-0/+12
* Add the tests that were supposed to go with r153935 that I forgot svn addCraig Topper2012-04-062-0/+73
* ARM assembly aliases for add negative immediates using sub.Jim Grosbach2012-04-051-0/+4
* Added support for unpredictable ADC/SBC instructions on ARM, and also fixed s...Silviu Baranga2012-04-051-0/+17
* Added support for handling unpredictable arithmetic instructions on ARM.Silviu Baranga2012-04-052-12/+7
* ARM assembly aliases for two-operand V[R]SHR instructions.Jim Grosbach2012-04-051-0/+70
* ARM assembly parsing for 'msr' plain 'cpsr' operand.Jim Grosbach2012-04-051-0/+2
* Add support for AVX enhanced comparison predicates. Patch from Kay Tiong Khoo.Craig Topper2012-04-032-0/+780
* Revert r153924. Delete test/MC/Disassembler/Mips and lib/Target/Mips/Disassem...Akira Hatanaka2012-04-038-0/+0
* Revert r153924. There were buildbot failures.Akira Hatanaka2012-04-038-2042/+0
* MIPS disassembler support.Akira Hatanaka2012-04-038-0/+2042
* Initial 64 bit direct object support.Akira Hatanaka2012-04-021-5/+30
* Added fix in TableGen instruction decoder generation. The decoder now breaks ...Silviu Baranga2012-04-021-0/+15
* ARM assembler should prefer non-aliases encoding of cmp.Jim Grosbach2012-03-301-2/+5
* ARM encoding for VSWP got the second operand incorrect.Jim Grosbach2012-03-301-0/+7
* ARM integrated assembler should encoding choice for add/sub imm.Jim Grosbach2012-03-301-0/+8
* ARM assembly parsing needs to be paranoid about negative immediates.Jim Grosbach2012-03-301-1/+4
* Ensure conditional BL instructions for ARM are given the fixup fixup_arm_cond...James Molloy2012-03-303-2/+28
* ARM assembly 'cmp lr, #0' should not encode using 'cmn'.Jim Grosbach2012-03-291-0/+2
* Fixup VST1.32 with writeback instruction. Also re-factor non-writeback version.Richard Barton2012-03-281-0/+8
* Continue cleanup of LIT, getting rid of the remaining artifacts from dejagnuEli Bendersky2012-03-2511-88/+11
* Added soft fail checks for the disassembler when decoding some corner cases o...Silviu Baranga2012-03-223-2/+21
* Added soft fail cases for the disassembler when decoding LDRSBT, LDRHT or LDR...Silviu Baranga2012-03-221-0/+22
* Added soft fail cases for the disassembler when decoding MUL instructions on ...Silviu Baranga2012-03-221-0/+17
* Fix ARM disassembly of VST1 and VST2 instructions with writeback. And add testKevin Enderby2012-03-212-0/+368
* Fix generation of the address size override prefix. Add assertions forJoerg Sonnenberger2012-03-211-0/+13
generated by cgit v1.1 at 2025-01-07 20:27:21 +0000