aboutsummaryrefslogtreecommitdiffstats
path: root/test
Commit message (Expand)AuthorAgeFilesLines
* Lower memory barriers to sync instructions.Akira Hatanaka2011-07-191-0/+19
* Fix an obvious typo that's preventing x86 (32-bit) from using .literal16.Evan Cheng2011-07-191-1/+1
* PR10386: Don't try to split an edge from an indirectbr.Eli Friedman2011-07-191-0/+52
* Tweak ARM assembly parsing and printing of MSR instruction.Jim Grosbach2011-07-194-42/+67
* ARM assembly parsing of MRS instruction.Jim Grosbach2011-07-192-3/+13
* ARM assembly parsing for MRC/MRC2/MRRC/MRRC2.Jim Grosbach2011-07-191-0/+14
* Use the correct opcodes: SLLV/SRLV or AND must be used instead of SLL/SRL orAkira Hatanaka2011-07-191-16/+16
* Move mr[r]c[2] ARM tests and tidy up a bit.Jim Grosbach2011-07-192-10/+19
* ARM testcases for MOVT.Jim Grosbach2011-07-192-0/+15
* ARM assembly parsing for MOV (register).Jim Grosbach2011-07-192-0/+25
* ARM assembly parsing for MOV (immediate).Jim Grosbach2011-07-193-5/+35
* Whitespace.Jim Grosbach2011-07-191-1/+1
* Remove redundant instructions.Akira Hatanaka2011-07-191-10/+5
* Add intrinsics for the zext / sext instructions.Richard Osborne2011-07-191-0/+30
* Add intrinsics for the testct, testwct instructions.Richard Osborne2011-07-191-0/+16
* Add intrinsics for the peek and endin instructions.Richard Osborne2011-07-191-0/+16
* Remove bogus test: for all possible inputs of %X, the 'sub nsw' is guaranteedNick Lewycky2011-07-191-11/+0
* Introduce MCCodeGenInfo, which keeps information that can affect codegenEvan Cheng2011-07-191-1/+0
* Revert r135423.Devang Patel2011-07-191-120/+0
* FileCheck-ize a couple tests.Eli Friedman2011-07-182-4/+22
* During bottom up fast-isel, instructions emitted to materalize registers are ...Devang Patel2011-07-181-0/+120
* indvars: LinearFunctionTestReplace for non-canonical IVs.Andrew Trick2011-07-182-3/+232
* Do not treat atomic.load.sub differently than other atomic binary intrinsics.Akira Hatanaka2011-07-181-3/+2
* Set mayLoad or mayStore flags for SC and LL in order to prevent LICM from Akira Hatanaka2011-07-181-24/+18
* Fix a crash when building 177.mesa for armv6.Jakob Stoklund Olesen2011-07-181-0/+32
* Add AVX 128-bit sqrt versionsBruno Cardoso Lopes2011-07-181-0/+18
* Delete empty unused file.Nick Lewycky2011-07-181-0/+0
* More minor adjustments.Eric Christopher2011-07-161-10/+10
* Make the disassembler able to disassemble a bunch of instructions with names ...Eli Friedman2011-07-161-0/+26
* Add AVX 128-bit patterns for sint_to_fpBruno Cardoso Lopes2011-07-161-1/+33
* Finish propagating %asmtmp->%1 change.Eric Christopher2011-07-162-2/+2
* fix rdar://9776316 - type remapping needed for inline asm blobs,Chris Lattner2011-07-151-0/+17
* Fix a couple of things:Bruno Cardoso Lopes2011-07-151-0/+0
* PR10370: Make sure we know how to relax push correctly on x86-64.Eli Friedman2011-07-151-5/+5
* A real testcase for r135286.Chad Rosier2011-07-151-36/+19
* Update these tests, no longer outputting names for the variables.Eric Christopher2011-07-152-6/+6
* Add testcase for r135286.Chad Rosier2011-07-151-0/+47
* Remove VMOVDneon and VMOVQ, which are just aliases for VORR. This continues ...Owen Anderson2011-07-153-7/+7
* ARM diagnostic when 's' suffix on mnemonic that can't set flags.Jim Grosbach2011-07-141-0/+6
* Add some testcases for ARM MLA/MLS instructions.Jim Grosbach2011-07-142-3/+23
* ARM MCRR/MCRR2 immediate operand range checking.Jim Grosbach2011-07-143-5/+14
* ARM MCR/MCR2 assembly parsing operand constraints.Jim Grosbach2011-07-143-4/+28
* Enable some tests we now handle correctly.Jim Grosbach2011-07-141-18/+9
* Check register class matching instead of width of type matchingEric Christopher2011-07-141-0/+13
* Add 256-bit load/store recognition and matching in several places.Bruno Cardoso Lopes2011-07-141-0/+24
* Update ARM Assembly of LDM/STM.Jim Grosbach2011-07-142-44/+58
* ARM ISB assembly parsing tests.Jim Grosbach2011-07-142-2/+10
* ARM ISB instruction assembly parsing.Jim Grosbach2011-07-141-1/+1
* Add a testcase for r135123.Eric Christopher2011-07-141-0/+14
* Don't emit a bit test if there is only one case the test can yield false. A s...Benjamin Kramer2011-07-141-0/+20
generated by cgit v1.1 at 2024-12-26 13:01:55 +0000