aboutsummaryrefslogtreecommitdiffstats
path: root/lib/CodeGen/PostRASchedulerList.cpp
Commit message (Expand)AuthorAgeFilesLines
* Move RegisterClassInfo.h.Andrew Trick2012-06-061-1/+1
* Remove unused private fields found by clang's new -Wunused-private-field.Benjamin Kramer2012-06-061-1/+0
* Switch all register list clients to the new MC*Iterator interface.Jakob Stoklund Olesen2012-06-011-19/+13
* This patch fixes a problem which arose when using the Post-RA schedulerPreston Gurd2012-04-231-0/+4
* misched interface: rename Begin/End to RegionBegin/RegionEnd since they are n...Andrew Trick2012-03-091-7/+7
* misched prep: Expose the ScheduleDAGInstrs interface so targets mayAndrew Trick2012-03-071-1/+1
* misched prep: rename InsertPos to End.Andrew Trick2012-03-071-8/+8
* misched preparation: rename core scheduler methods for consistency.Andrew Trick2012-03-071-17/+17
* misched preparation: clarify ScheduleDAG and ScheduleDAGInstrs roles.Andrew Trick2012-03-071-12/+38
* misched preparation: modularize schedule emission.Andrew Trick2012-03-071-0/+36
* misched preparation: modularize schedule printing.Andrew Trick2012-03-071-0/+18
* misched preparation: modularize schedule verification.Andrew Trick2012-03-071-2/+8
* Convert more GenRegisterInfo tables from unsigned to uint16_t to reduce stati...Craig Topper2012-03-051-6/+6
* BitVectorize loop.Benjamin Kramer2012-02-231-3/+1
* post-ra-sched: Turn the KillIndices vector into a bitvector, it only stored t...Benjamin Kramer2012-02-231-28/+22
* post-ra-sched: Replace a std::set of regs with a bitvector.Benjamin Kramer2012-02-231-5/+4
* Make calls scheduling boundaries post-ra.Jakob Stoklund Olesen2012-02-231-1/+4
* Handle regmasks in FixupKills.Jakob Stoklund Olesen2012-02-231-0/+4
* Make all pointers to TargetRegisterClass const since they are all pointers to...Craig Topper2012-02-221-3/+3
* Codegen pass definition cleanup. No functionality.Andrew Trick2012-02-081-12/+5
* Move pass configuration out of pass constructors: PostRAScheduler.Andrew Trick2012-02-081-6/+8
* misched: Added ScheduleDAGInstrs::IsPostRAAndrew Trick2012-01-141-1/+1
* - Add MachineInstrBundle.h and MachineInstrBundle.cpp. This includes a functionEvan Cheng2011-12-141-1/+4
* Add bundle aware API for querying instruction properties and switch the codeEvan Cheng2011-12-071-1/+1
* Remove all remaining uses of Value::getNameStr().Benjamin Kramer2011-11-151-2/+2
* Rename TargetSubtarget to TargetSubtargetInfo for consistency.Evan Cheng2011-07-011-12/+13
* Teach antidependency breakers to use RegisterClassInfo.Jakob Stoklund Olesen2011-06-161-5/+10
* Update DBG_VALUEs while breaking anti dependencies.Devang Patel2011-06-021-1/+1
* Add an issue width check to the postRA scheduler. Patch by Max Kazakov!Andrew Trick2011-06-011-0/+6
* Typo: Reviewed by Alistair.Andrew Trick2011-05-061-1/+1
* Post-RA scheduler compile time fix. Quadratic computation of DAG node depth.Andrew Trick2011-05-061-4/+10
* Various bits of framework needed for precise machine-level selectionAndrew Trick2010-12-241-37/+37
* Teach if-converter to be more careful with predicating instructions that wouldEvan Cheng2010-09-101-1/+1
* Reapply r110396, with fixes to appease the Linux buildbot gods.Owen Anderson2010-08-061-1/+1
* Revert r110396 to fix buildbots.Owen Anderson2010-08-061-1/+1
* Don't use PassInfo* as a type identifier for passes. Instead, use the addres...Owen Anderson2010-08-051-1/+1
* Use std::vector instead of TargetRegisterInfo::FirstVirtualRegister.Bill Wendling2010-07-151-2/+3
* Allow ARM if-converter to be run after post allocation scheduling.Evan Cheng2010-06-181-24/+4
* - Do away with SimpleHazardRecognizer.h. It's not used and offers little value.Evan Cheng2010-06-141-25/+0
* Allow target to provide its own hazard recognizer to post-ra scheduler.Evan Cheng2010-06-121-6/+16
* - Change MachineInstr::findRegisterDefOperandIdx so it can also look for defsEvan Cheng2010-05-211-2/+2
* Remove dbg_value workaround and associated command line optionJim Grosbach2010-05-201-20/+0
* Enable preserving debug information through post-RA schedulingJim Grosbach2010-05-191-1/+1
* 80 column and trailing whitespace cleanupJim Grosbach2010-05-141-24/+25
* add cmd line option to leave dbgvalues in during post-RA sceduling. UsefulJim Grosbach2010-05-141-5/+14
* Get rid of the EdgeMapping map. Instead, just check for BasicBlockDan Gohman2010-05-011-2/+2
* As a temporary workaround for post-RA not handling DebugValue instructions,Bob Wilson2010-04-171-0/+11
* Remove a #include.Dan Gohman2010-04-121-1/+0
* Fix some more places where dbg_value affected codegen.Dale Johannesen2010-03-051-0/+2
* Change errs() to dbgs().David Greene2010-01-051-13/+13