aboutsummaryrefslogtreecommitdiffstats
path: root/lib/CodeGen
Commit message (Expand)AuthorAgeFilesLines
* Use integer log for metric calculationAnton Korobeynikov2007-04-091-2/+2
* Unbreak VC++ build.Jeff Cohen2007-04-091-2/+3
* Next stage into switch lowering refactoringAnton Korobeynikov2007-04-091-19/+340
* For PR1146:Reid Spencer2007-04-091-13/+17
* implement CodeGen/X86/inline-asm-x-scalar.ll:test3Chris Lattner2007-04-091-2/+9
* add some assertionsChris Lattner2007-04-091-0/+13
* Fix a bug introduced with my previous patch, where it didn't correctly handleChris Lattner2007-04-091-7/+9
* Fix CodeGen/Generic/2007-04-08-MultipleFrameIndices.ll and PR1308:Chris Lattner2007-04-091-1/+5
* Fix PR1316Chris Lattner2007-04-091-4/+4
* Fix for CodeGen/X86/2007-04-08-InlineAsmCrash.ll and PR1314Chris Lattner2007-04-081-1/+1
* minor comment fixChris Lattner2007-04-061-1/+1
* Change the bit_part_select (non)implementation from "return 0" to abort.Reid Spencer2007-04-051-3/+5
* Implement the llvm.bit.part_select.iN.iN.iN overloaded intrinsic.Reid Spencer2007-04-042-0/+180
* Properly emit range comparisons for switch cases, where neighbour casesAnton Korobeynikov2007-04-041-71/+181
* Re-materialize all loads from fixed stack slots.Evan Cheng2007-04-043-15/+34
* Trivially re-materializable instructions have spill weights that are half of ...Evan Cheng2007-04-041-6/+6
* Bad bad bug. findRegisterUseOperand() returns -1 if a use if not found.Evan Cheng2007-04-031-1/+1
* 1. Insert custom lowering hooks for ISD::ROTR and ISD::ROTL.Scott Michel2007-04-022-25/+76
* Ugh. Copy coalescer does not update register numbers.Evan Cheng2007-04-021-2/+15
* For PR1297:Reid Spencer2007-04-021-1/+1
* For PR1297:Reid Spencer2007-04-011-17/+4
* For PR1297:Reid Spencer2007-04-011-24/+31
* For PR1297:Reid Spencer2007-04-011-1/+1
* move a bunch of code out of the sdisel pass into its own opt pass "codegenpre...Chris Lattner2007-03-312-485/+21
* switch TL::getValueType to use MVT::getValueType.Chris Lattner2007-03-311-22/+0
* Add a -print-lsr-output option to LLC, to print the output of the LSR pass.Chris Lattner2007-03-311-1/+9
* add one addressing mode description hook to rule them all.Chris Lattner2007-03-301-0/+34
* Fix incorrect combination of different loads. Reenable zext-over-truncateDale Johannesen2007-03-302-75/+71
* Don't add the same MI to register reuse "last def/use" twice if it reads theEvan Cheng2007-03-301-1/+4
* Bug fix for PR1279. When isDead is propagate by copy coalescing, we keep lengthEvan Cheng2007-03-301-5/+10
* Disable load width reduction xform of variant (zext (truncate load x)) forEvan Cheng2007-03-291-1/+3
* New entries.Evan Cheng2007-03-291-0/+21
* Notes on re-materialization.Evan Cheng2007-03-281-0/+40
* Move rematerialization out of beta.Evan Cheng2007-03-281-7/+1
* Scale 1 is always ok.Evan Cheng2007-03-281-1/+1
* Remove isLegalAddressImmediate.Evan Cheng2007-03-281-8/+0
* GEP index sinking fixes:Evan Cheng2007-03-281-40/+35
* Fix for PR1279. Dead def has a live interval of length 1. Copy coalescing shouldEvan Cheng2007-03-281-3/+5
* Remove dead codeAnton Korobeynikov2007-03-271-82/+46
* Split big monster into small helpers. No functionality change.Anton Korobeynikov2007-03-271-190/+285
* SDISel does not preserve all, it changes CFG and other info.Evan Cheng2007-03-271-1/+0
* Don't call getOperandConstraint() if operand index is greater thanEvan Cheng2007-03-271-1/+2
* Fix for PR1266. Don't mark a two address operand IsKill.Evan Cheng2007-03-262-22/+33
* Change findRegisterUseOperand() to return operand index instead.Evan Cheng2007-03-261-4/+4
* Fix reversed logic in getRegsUsed. Rename RegStates to RegsAvailable toDale Johannesen2007-03-261-15/+15
* SIGN_EXTEND_INREG requires one extra operand, a ValueType node.Evan Cheng2007-03-261-2/+6
* First step of switch lowering refactoring: perform worklist-drivenAnton Korobeynikov2007-03-251-176/+249
* Implement support for vector operands to inline asm, implementingChris Lattner2007-03-251-4/+16
* implement initial support for the silly X constraint. Testcase here: CodeGen...Chris Lattner2007-03-251-0/+2
* Implement CodeGen/X86/2007-03-24-InlineAsmMultiRegConstraint.llChris Lattner2007-03-251-1/+4
generated by cgit v1.1 at 2024-12-26 20:29:19 +0000