aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/R600/AMDGPUInstructions.td
Commit message (Expand)AuthorAgeFilesLines
* Update aosp/master LLVM for rebase to r235153Pirama Arumuga Nainar2015-05-181-2/+2
* Update aosp/master llvm for rebase to r233350Pirama Arumuga Nainar2015-04-091-12/+10
* Update aosp/master LLVM for rebase to r230699.Stephen Hines2015-03-231-28/+45
* Update aosp/master LLVM for rebase to r222494.Stephen Hines2014-12-021-5/+120
* Update LLVM for rebase to r212749.Stephen Hines2014-07-211-9/+88
* Update LLVM for 3.5 rebase (r209712).Stephen Hines2014-05-291-3/+46
* Update to LLVM 3.5a.Stephen Hines2014-04-241-7/+11
* Merging r195514:Bill Wendling2013-11-251-34/+41
* R600/SI: Add support for private address space load/storeTom Stellard2013-11-131-0/+4
* Target/R600: Un-tab-ify.NAKAMURA Takumi2013-10-281-1/+1
* R600: Fix handling of NAN in comparison instructionsTom Stellard2013-09-281-0/+21
* R600: Add support for LDS atomic subtractAaron Watry2013-09-061-0/+5
* R600: Add support for local memory atomic addTom Stellard2013-09-051-0/+5
* R600: Add support for i8 and i16 local memory loadsTom Stellard2013-08-261-2/+18
* R600: Add support for i8 and i16 local memory storesTom Stellard2013-08-261-5/+15
* R600: Add support for i16 and i8 global storesTom Stellard2013-08-161-0/+15
* R600/SI: Lower BUILD_VECTOR to REG_SEQUENCE v2Tom Stellard2013-08-141-49/+0
* R600: Add support for 24-bit MUL instructionsTom Stellard2013-07-231-0/+13
* R600: Improve support for < 32-bit loadsTom Stellard2013-07-231-2/+18
* R600: Clean up extended load patternsTom Stellard2013-07-231-2/+18
* R600/SI: Add support for 64-bit loadsTom Stellard2013-07-151-0/+20
* R600: Add local memory support via LDSTom Stellard2013-06-281-0/+9
* R600/SI: Add support for global loadsTom Stellard2013-06-031-0/+4
* R600: Swap the legality of rotl and rotrTom Stellard2013-05-201-0/+6
* R600: Remove AMDILPeeopholeOptimizer and replace optimizations with tablegen ...Tom Stellard2013-05-101-0/+11
* R600: Add pattern for SHA-256 Ma functionTom Stellard2013-05-031-0/+8
* R600: Use new tablegen syntax for patternsTom Stellard2013-05-021-67/+62
* R600: Add pattern for the BFI_INT instructionTom Stellard2013-04-191-0/+20
* R600/SI: Add pattern for AMDGPUurecipMichel Danzer2013-04-101-0/+1
* R600/SI: add float vector typesChristian Konig2013-03-181-2/+2
* R600/SI: remove shader type intrinsicChristian Konig2013-03-071-7/+0
* R600/SI: simplify VOPC_* pattern v2Christian Konig2013-02-211-0/+5
* R600/SI: Add basic support for more integer vector types.Tom Stellard2013-02-071-0/+51
* R600: Consolidate sub register indices.Tom Stellard2013-02-071-2/+2
* R600: Support for indirect addressing v4Tom Stellard2013-02-061-6/+33
* Add R600 backendTom Stellard2012-12-111-0/+190