aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/SystemZ/SystemZISelDAGToDAG.cpp
Commit message (Expand)AuthorAgeFilesLines
* Rename getTargetNode to getMachineNode, for consistency with theDan Gohman2009-09-251-37/+38
* Fix some refactos for iostream changes (in -Asserts mode).Daniel Dunbar2009-08-231-4/+4
* eliminate uses of cerr()Chris Lattner2009-08-231-9/+11
* eliminate the last DOUTs from the targets.Chris Lattner2009-08-231-49/+32
* Split EVT into MVT and EVT, the former representing _just_ a primitive type, ...Owen Anderson2009-08-111-21/+21
* Rename MVT to EVT, in preparation for splitting SimpleValueType out into its ...Owen Anderson2009-08-101-27/+27
* Fix 'may be used uninitialized' warning.Daniel Dunbar2009-07-171-2/+2
* UnbreakAnton Korobeynikov2009-07-161-0/+1
* Fix logic inversion for RI-mode address selectionAnton Korobeynikov2009-07-161-1/+1
* Unbreak mvi and friends - emit only 'significant' part of the operandAnton Korobeynikov2009-07-161-0/+6
* Provide consistent subreg idx scheme. This (hopefully) fixes remaining divide...Anton Korobeynikov2009-07-161-25/+24
* Use divide single for 32 bit signed dividesAnton Korobeynikov2009-07-161-10/+24
* Remove redundand register moveAnton Korobeynikov2009-07-161-21/+7
* Properly handle divides. As a bonus - implement memory versions of them.Anton Korobeynikov2009-07-161-0/+206
* 32 bit shifts have only 12 bit displacementsAnton Korobeynikov2009-07-161-3/+13
* TyposAnton Korobeynikov2009-07-161-2/+2
* Consolidate reg-imm / reg-reg-imm address mode selection logic in one place.Anton Korobeynikov2009-07-161-160/+120
* Add support for 12 bit displacementsAnton Korobeynikov2009-07-161-44/+108
* 32-bit ri addressing mode has only 12-bit displacementAnton Korobeynikov2009-07-161-0/+84
* Swap the order of imm and idx field for rri addrmode in order to make handlin...Anton Korobeynikov2009-07-161-6/+6
* Do not truncate sign bits for negative immsAnton Korobeynikov2009-07-161-18/+20
* Add address computation stuffAnton Korobeynikov2009-07-161-3/+63
* Add stores and truncstoresAnton Korobeynikov2009-07-161-3/+4
* Add patterns for various extloadsAnton Korobeynikov2009-07-161-0/+3
* Do some heroic rri address matching (shamelessly stolen from x86 backend). No...Anton Korobeynikov2009-07-161-11/+230
* Add shifts and reg-imm address matchingAnton Korobeynikov2009-07-161-0/+87
* Add bunch of reg-imm movsAnton Korobeynikov2009-07-161-0/+6
* Provide masked reg-imm 'or' and 'and'Anton Korobeynikov2009-07-161-1/+7
* Let's start another backend :)Anton Korobeynikov2009-07-161-0/+129
generated by cgit v1.1 at 2024-12-26 03:17:52 +0000