index
:
external_llvm.git
replicant-6.0
Unnamed repository; edit this file 'description' to name the repository.
git repository hosting
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
lib
/
Target
/
X86
/
X86.td
Commit message (
Expand
)
Author
Age
Files
Lines
*
Rename X86ATTAsmParser -> X86AsmParser
Devang Patel
2012-01-12
1
-2
/
+1
*
Add definition for intel asm variant.
Devang Patel
2012-01-10
1
-1
/
+11
*
Add definitions for AMD's bobcat (aka btver1)
Benjamin Kramer
2012-01-10
1
-0
/
+5
*
Split AsmParser into two components - AsmParser and AsmParserVariant
Devang Patel
2012-01-09
1
-2
/
+4
*
Remove AVX hack in X86Subtarget. AVX/AVX2 are now treated as an SSE level. Pr...
Craig Topper
2012-01-09
1
-3
/
+4
*
Make FMA4 imply AVX so that YMM registers would be available. Necessitates re...
Craig Topper
2011-12-30
1
-6
/
+8
*
Make FMA3 imply AVX needs to be enabled. Particularly because 256-bit types a...
Craig Topper
2011-12-29
1
-3
/
+4
*
Add FeaturePOPCNT to all CPU types that lost it was removed from SSE42/SSE4A ...
Craig Topper
2011-12-29
1
-14
/
+17
*
Make SSE42 and SSE4A not imply POPCNT. POPCNT should be able to be disabled o...
Craig Topper
2011-12-29
1
-3
/
+2
*
Add XOP feature flag.
Jan Sjödin
2011-12-02
1
-2
/
+5
*
X86: Turns out bulldozer also supports sse42 and lzcnt.
Benjamin Kramer
2011-11-30
1
-11
/
+6
*
X86: Add subtargets for AMD's bulldozer.
Benjamin Kramer
2011-11-30
1
-0
/
+6
*
Add intrinsics and feature flag for read/write FS/GS base instructions. Also ...
Craig Topper
2011-10-30
1
-6
/
+11
*
Remove NaClMode
David Meyer
2011-10-18
1
-3
/
+0
*
Add X86 BZHI instruction as well as BMI2 feature detection.
Craig Topper
2011-10-16
1
-1
/
+3
*
Add X86 TZCNT instruction and patterns to select it. Also added core-avx2 pro...
Craig Topper
2011-10-14
1
-0
/
+8
*
Revert r141854 because it was causing failures:
Bill Wendling
2011-10-13
1
-7
/
+0
*
Add X86 TZCNT instruction and patterns to select it. Also added core-avx2 pro...
Craig Topper
2011-10-13
1
-0
/
+7
*
Add X86 LZCNT instruction. Including instruction selection support.
Craig Topper
2011-10-11
1
-2
/
+4
*
X86: Add a subtarget definition for core-avx-i, which is GCC's name for ivy b...
Benjamin Kramer
2011-10-10
1
-0
/
+5
*
X86: Add patterns for the movbe instruction (mov + bswap, only available on a...
Benjamin Kramer
2011-10-10
1
-1
/
+1
*
Add Ivy Bridge 16-bit floating point conversion instructions for the X86 disa...
Craig Topper
2011-10-09
1
-0
/
+2
*
Add support for MOVBE and RDRAND instructions for the assembler and disassemb...
Craig Topper
2011-10-03
1
-0
/
+4
*
Add a new MC bit for NaCl (Native Client) mode. NaCl requires that certain
Nick Lewycky
2011-09-05
1
-0
/
+3
*
Add support for generating CMPXCHG16B on x86-64 for the cmpxchg IR instruction.
Eli Friedman
2011-08-26
1
-20
/
+30
*
Add Mode64Bit feature and sink it down to MC layer.
Evan Cheng
2011-07-07
1
-0
/
+7
*
Rename the "sandybridge" subtarget to "corei7-avx", for GCC compatibility.
Benjamin Kramer
2011-05-20
1
-1
/
+1
*
Add pentium{3,4}m cpus. Patch by Alexander Best!
Michael J. Spencer
2011-05-03
1
-0
/
+2
*
Fix a ton of comment typos found by codespell. Patch by
Chris Lattner
2011-04-15
1
-1
/
+1
*
Add 3DNow! intrinsics.
Michael J. Spencer
2011-04-15
1
-7
/
+8
*
Fix whitespace and tabs.
Michael J. Spencer
2011-04-14
1
-3
/
+3
*
Disable auto-detection of AVX support since AVX codegen support is not ready.
Evan Cheng
2010-12-13
1
-1
/
+3
*
Formalize the notion that AVX and SSE are non-overlapping extensions from the...
Nate Begeman
2010-12-10
1
-5
/
+5
*
Add patterns for the x86 popcnt instruction.
Benjamin Kramer
2010-12-04
1
-2
/
+6
*
Clean up comments.
Jim Grosbach
2010-10-30
1
-1
/
+5
*
Clean up asm writer usage for x86 and msp430 to flag that the writer should
Jim Grosbach
2010-09-30
1
-0
/
+2
*
tblgen/AsmMatcher: Always emit the match function as 'MatchInstructionImpl',
Daniel Dunbar
2010-08-12
1
-1
/
+0
*
Declare CLMUL as a subtarget feature
Bruno Cardoso Lopes
2010-07-23
1
-0
/
+2
*
MC/X86: We now match instructions like "incl %eax" correctly for the arch we are
Daniel Dunbar
2010-07-19
1
-1
/
+0
*
MC/X86: Add "support" for matching ATT style mnemonic prefixes.
Daniel Dunbar
2010-05-04
1
-2
/
+3
*
Replace TSFlagsFields and TSFlagsShifts with a simpler TSFlags field.
Jakob Stoklund Olesen
2010-04-05
1
-27
/
+1
*
Separate out the AES-NI instructions from the SSE4.2 instructions. Add
Eric Christopher
2010-04-02
1
-1
/
+9
*
Nehalem unaligned memory access is fast.
Evan Cheng
2010-04-01
1
-2
/
+7
*
Teach TableGen to understand X.Y notation in the TSFlagsFields strings.
Jakob Stoklund Olesen
2010-03-25
1
-3
/
+3
*
Add a late SSEDomainFix pass that twiddles SSE instructions to avoid domain c...
Jakob Stoklund Olesen
2010-03-25
1
-0
/
+2
*
MC/X86/AsmMatcher: Use the new instruction cleanup routine to implement a
Daniel Dunbar
2010-03-18
1
-0
/
+1
*
all 64-bit cpus have cmov, this should fix CodeGen/X86/cmov.ll
Chris Lattner
2010-03-14
1
-1
/
+2
*
revert r95949, it turns out that adding new prefixes is not a
Chris Lattner
2010-02-12
1
-3
/
+3
*
add another bit of space for new kinds of instruction prefixes.
Chris Lattner
2010-02-12
1
-3
/
+3
*
Implement a feature (-vector-unaligned-mem) to allow targets to
David Greene
2010-01-11
1
-0
/
+4
[next]