index
:
external_llvm.git
replicant-6.0
Unnamed repository; edit this file 'description' to name the repository.
git repository hosting
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
lib
/
Target
/
XCore
/
XCoreInstrFormats.td
Commit message (
Expand
)
Author
Age
Files
Lines
*
[XCore] Add missing 2r instructions.
Richard Osborne
2013-02-17
1
-0
/
+8
*
[XCore] Add TSETR instruction.
Richard Osborne
2013-02-17
1
-0
/
+8
*
Add instruction encodings / disassembly support for l4r instructions.
Richard Osborne
2013-01-25
1
-1
/
+22
*
Add instruction encodings / disassembly support for l5r instructions.
Richard Osborne
2013-01-25
1
-1
/
+6
*
Add instruction encodings / disassembly support for l6r instructions.
Richard Osborne
2013-01-23
1
-1
/
+5
*
Add instruction encodings / disassembly support for u10 / lu10 instructions.
Richard Osborne
2013-01-22
1
-2
/
+12
*
Add instruction encodings / disassembly support for u6 / lu6 instructions.
Richard Osborne
2013-01-21
1
-2
/
+12
*
Add instruction encoding / disassembly support for ru6 / lru6 instructions.
Richard Osborne
2013-01-21
1
-2
/
+16
*
Add instruction encodings / disassembly support for l2rus instructions.
Richard Osborne
2013-01-20
1
-1
/
+14
*
Add instruction encodings / disassembly support for l3r instructions.
Richard Osborne
2013-01-20
1
-1
/
+13
*
Add instruction encodings / disassembler support for 2rus instructions.
Richard Osborne
2013-01-20
1
-1
/
+10
*
Add instruction encodings / disassembly support 3r instructions.
Richard Osborne
2013-01-20
1
-1
/
+3
*
Add instruction encodings / disassembly support for l2r instructions.
Richard Osborne
2012-12-17
1
-1
/
+14
*
Add instruction encodings / disassembly support for rus instructions.
Richard Osborne
2012-12-17
1
-1
/
+19
*
Add instruction encodings / disassembly support for 2r instructions.
Richard Osborne
2012-12-17
1
-1
/
+16
*
Add instruction encodings / disassembly support for 0r instructions.
Richard Osborne
2012-12-17
1
-1
/
+4
*
Add instruction encodings and disassembly for 1r instructions.
Richard Osborne
2012-12-16
1
-1
/
+8
*
Remove invalid instruction encodings.
Richard Osborne
2012-12-16
1
-18
/
+0
*
Mark anything deriving from PseudoInstXCore as a pseudo instruction.
Richard Osborne
2012-12-16
1
-1
/
+3
*
Set instruction size correctly in XCoreInstrFormats.td
Richard Osborne
2012-12-16
1
-20
/
+21
*
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430,...
Jia Liu
2012-02-18
1
-1
/
+1
*
Add XCore backend.
Richard Osborne
2008-11-07
1
-0
/
+120