aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target
Commit message (Expand)AuthorAgeFilesLines
* DebugInfo: PR14728: TLS supportDavid Blaikie2013-06-281-0/+6
* Fix a PPC rlwimi instruction-selection bugHal Finkel2013-06-281-2/+2
* Fix an off-by-one error. Also make the code a little more explicit in what itChad Rosier2013-06-281-3/+4
* Remove unused variables.Eric Christopher2013-06-281-4/+0
* [NVPTX] Select -1 instead of 1 when anyextend'ing i1 typesJustin Holewinski2013-06-281-3/+3
* [NVPTX] Add (1.0 / sqrt(x)) => rsqrt(x) generation when allowable by FP flagsJustin Holewinski2013-06-281-1/+12
* [NVPTX] Calling conventions fixJustin Holewinski2013-06-281-24/+40
* [NVPTX] Add support for cttz/ctlz/ctpopJustin Holewinski2013-06-282-0/+74
* [NVPTX] Clean up comparison/select/convert patterns and factor out PTX instru...Justin Holewinski2013-06-288-949/+1129
* [NVPTX] Remove i8 register class. PTX support for i8 (.b8, .u8, .s8) is rath...Justin Holewinski2013-06-2810-859/+1243
* [NVPTX] Add support for vectorized function return valuesJustin Holewinski2013-06-281-27/+137
* [NVPTX] Clean up handling of formal arguments and enable generation of vector...Justin Holewinski2013-06-281-114/+202
* [NVPTX] Add infrastructure for vector loads/stores of parametersJustin Holewinski2013-06-283-0/+155
* Bug 13662: Enable GPRPair for all i64 operands of inline asm on ARMWeiming Zhao2013-06-282-12/+45
* R600: Add local memory support via LDSTom Stellard2013-06-2817-24/+254
* R600: Add support for GROUP_BARRIER instructionTom Stellard2013-06-287-3/+64
* R600: Add ALUInst bit to tablegen definitions v2Tom Stellard2013-06-284-4/+8
* ARM: ensure fixed-point conversions have sane typesTim Northover2013-06-281-5/+36
* ARM: Fix pseudo-instructions for SRS (Store Return State).Tilmann Scheller2013-06-281-4/+4
* Debug Info: clean up usage of Verify.Manman Ren2013-06-281-2/+4
* Integrate Assembler: Support X86_64_DTPOFF64 relocationsDavid Blaikie2013-06-281-1/+12
* Get rid of the unused class member.Nadav Rotem2013-06-271-3/+2
* CostModel: improve the cost model for load/store of non power-of-two types su...Nadav Rotem2013-06-271-0/+43
* Add a Subtarget feature 'v8fp' to the ARM backend.Joey Gouly2013-06-275-5/+24
* Don't cast away constness.Benjamin Kramer2013-06-271-1/+2
* [SystemZ] Allow LA and LARL to be rematerializedRichard Sandiford2013-06-271-2/+4
* [SystemZ] Allow immediate moves to be rematerializedRichard Sandiford2013-06-271-2/+4
* [SystemZ] Add conditional store patternsRichard Sandiford2013-06-277-9/+156
* Revert "Debug Info: clean up usage of Verify." as it's breaking bots.Eric Christopher2013-06-261-1/+1
* Clarify and doxygen-ify commentsStephen Lin2013-06-262-16/+20
* [Mips Disassembler] Have the DecodeCCRRegisterClass function use the getRegChad Rosier2013-06-261-1/+4
* ARM: Proactively ensure that the LowerCallResult hack for 'this'-returns is n...Stephen Lin2013-06-263-4/+23
* Debug Info: clean up usage of Verify.Manman Ren2013-06-261-1/+1
* Minor formatting fix to ARMBaseRegisterInfo::getCalleeSavedRegsStephen Lin2013-06-261-7/+5
* [mips] Do not emit ".option pic0" if target is mips64.Akira Hatanaka2013-06-261-1/+1
* [mips] Improve code generation for constant multiplication using shifts, adds...Akira Hatanaka2013-06-261-0/+54
* Add a subtarget feature 'v8' to the ARM backend.Joey Gouly2013-06-268-4/+25
* ARM: fix more cases where predication may or may not be allowedTim Northover2013-06-264-36/+35
* ARM: allow predicated barriers in Thumb modeTim Northover2013-06-262-18/+16
* Remove the 'generic' CPU from the ARM eabi attributes printer.Joey Gouly2013-06-261-9/+2
* [PowerPC] Accept 17-bit signed immediates for addisUlrich Weigand2013-06-263-4/+26
* [PowerPC] Support symbolic u16imm operandsUlrich Weigand2013-06-265-9/+14
* ARM: operands should be explicit when disassembledAmaury de la Vieuville2013-06-261-8/+3
* [Sparc]: Add memory operands for the frame references in the storeRegToStackSlotVenkatraman Govindaraju2013-06-261-8/+30
* Optimized integer vector multiplication operation by replacing it with shift/...Elena Demikhovsky2013-06-261-2/+4
* R600: Use new getNamedOperandIdx function generated by TableGenTom Stellard2013-06-2510-228/+160
* X86 cost model: Vectorizing integer division is a bad ideaArnold Schwaighofer2013-06-251-0/+25
* [PowerPC] Support @got modifierUlrich Weigand2013-06-251-0/+18
* R600: Consolidate expansion of v2i32/v4i32 ops for EG/SIAaron Watry2013-06-253-49/+22
* R600/SI: Expand xor v2i32/v4i32Aaron Watry2013-06-251-0/+3
generated by cgit v1.1 at 2025-02-02 19:36:47 +0000