aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target
Commit message (Expand)AuthorAgeFilesLines
* Add support for Thumb2 literal loads with negative zero offsetMihai Popa2013-08-162-4/+4
* Fix Thumb2 aliasing complementary instructions taking modified immediatesMihai Popa2013-08-162-5/+6
* [SystemZ] Use SRST to implement strlen and strnlenRichard Sandiford2013-08-166-0/+59
* [SystemZ] Use MVST to implement strcpy and stpcpyRichard Sandiford2013-08-166-0/+30
* [SystemZ] Use CLST to implement strcmpRichard Sandiford2013-08-167-10/+134
* [SystemZ] Fix handling of 64-bit memcmp resultsRichard Sandiford2013-08-161-0/+7
* [SystemZ] Fix sign of integer memcmp resultRichard Sandiford2013-08-162-36/+34
* This patch implements wait instruction for mips. Examples are added in test f...Vladimir Medic2013-08-161-0/+11
* Don't use v16i32 for load pattern matching. All 512-bit loads are cated to v8...Craig Topper2013-08-162-12/+12
* Revert "R600/SI: Fix incorrect encoding of DS_WRITE_B32 instructions"Tom Stellard2013-08-163-8/+10
* R600/SI: Fix incorrect encoding of DS_WRITE_B32 instructionsTom Stellard2013-08-163-10/+8
* R600: Add support for global vector loads with element types less than 32-bitsTom Stellard2013-08-161-0/+13
* R600: Add support for global vector stores with elements less than 32-bitsTom Stellard2013-08-163-1/+72
* R600: Add support for i16 and i8 global storesTom Stellard2013-08-168-27/+106
* R600: Add support for v4i32 stores on CaymanTom Stellard2013-08-161-0/+1
* R600: Enable folding of inline literals into REQ_SEQUENCE instructionsTom Stellard2013-08-162-17/+23
* R600: Add IsExport bit to TableGen instruction definitionsTom Stellard2013-08-166-10/+16
* R600: Change the RAT instruction assembly names so they match the docsTom Stellard2013-08-162-32/+35
* Fix spellingMatt Arsenault2013-08-151-7/+7
* make arm-use-movt available for all ARMRenato Golin2013-08-151-3/+3
* make arm-reserve-r9 available for all ARMRenato Golin2013-08-151-2/+3
* Constify the function parameters.Bill Wendling2013-08-151-2/+2
* This fixes three issues related to Thumb literal loads:Mihai Popa2013-08-153-7/+4
* [Mips][msa] Added the simple builtins (madd_q to xori)Jack Carter2013-08-151-0/+842
* [Mips][msa] Added the simple builtins (fadd to ftq)Jack Carter2013-08-151-0/+467
* [Mips][msa] Added the simple builtins (add_a to dpsub[su], ilvev to ldi)Jack Carter2013-08-156-20/+1238
* Revert r188449 as it turns out we're just missing the instructions that need ...Craig Topper2013-08-151-9/+26
* Clang and AArch64 backend patches to support shll/shl and vmovl instructions ...Hao Liu2013-08-154-1/+220
* Don't let isPermImmMask handle v16i32 since VPERMI doesn't match on that type...Craig Topper2013-08-151-26/+9
* Tentative fix for global-buffer-overflow caused by r188426. Found by AddressS...Alexey Samsonov2013-08-151-1/+4
* Use MVT instead of EVT in X86ISelDAGToDAG since all the types should be legal.Craig Topper2013-08-151-29/+29
* Use MVT in place of EVT in more X86 operation lowering functions.Craig Topper2013-08-151-38/+33
* Replace getValueType().getSimpleVT() with getSimpleValueType().Craig Topper2013-08-151-3/+2
* Replace getValueType().getSimpleVT() with getSimpleValueType(). Also remove o...Craig Topper2013-08-155-77/+77
* R600/SI: Improve legalization of vector operationsTom Stellard2013-08-144-5/+56
* R600/SI: Replace v1i32 type with i32 in imageload and sample intrinsicsTom Stellard2013-08-144-4/+18
* R600/SI: Convert v16i8 resource descriptors to i128Tom Stellard2013-08-1412-44/+280
* R600/SI: Lower BUILD_VECTOR to REG_SEQUENCE v2Tom Stellard2013-08-147-111/+86
* R600/SI: Choose the correct MOV instruction for copying immediatesTom Stellard2013-08-145-0/+69
* R600/SI: Assign a register class to the $vaddr operand for MIMG instructionsTom Stellard2013-08-147-60/+109
* R600/SI: Handle MSAA texture targetsTom Stellard2013-08-142-2/+33
* R600/SI: Allow conversion between v32i8 and v8i32Tom Stellard2013-08-142-2/+7
* R600/SI: Fix an obvious typoTom Stellard2013-08-141-1/+1
* R600/SI: Add pattern for fp_to_uintTom Stellard2013-08-141-1/+3
* Actually fix PPC64 64-bit GPR inline asm constraint matchingHal Finkel2013-08-141-1/+1
* Let t2LDRBi8 and t2LDRBi12 have same Base PointerRenato Golin2013-08-141-1/+14
* Make more helper methods into static functions.Craig Topper2013-08-142-17/+17
* Remove tab characters.Craig Topper2013-08-141-1/+1
* Make some helper methods static.Craig Topper2013-08-142-34/+27
* Use MVT in more lowering code.Craig Topper2013-08-141-6/+6
generated by cgit v1.1 at 2024-07-02 04:44:20 +0000