aboutsummaryrefslogtreecommitdiffstats
path: root/test/CodeGen
Commit message (Expand)AuthorAgeFilesLines
* X86: Stop LEA64_32r doing unspeakable things to its arguments.Tim Northover2013-06-103-6/+8
* [NVPTX] Remove old CONST_NOT_GEN address space that is not being used anymore...Justin Holewinski2013-06-101-0/+10
* Add test for ARM FastISel load/store register classesJF Bastien2013-06-101-0/+70
* Fix a regression I introduced when I expanded the complex pseudos inReed Kotler2013-06-091-0/+6406
* Refine the ARM EHABI test cases.Logan Chien2013-06-099-413/+323
* Fix ARM unwind opcode assembler in several cases.Logan Chien2013-06-092-2/+2
* Removed PackedDouble domain from scalar instructions. Added more formats for ...Elena Demikhovsky2013-06-092-3/+3
* [Sparc] Delete FPMover Pass and remove Fp* Pseudo-instructions from Sparc bac...Venkatraman Govindaraju2013-06-081-0/+47
* Reapply r183552. This time, use a standard type for the option to avoid templateQuentin Colombet2013-06-082-0/+48
* R600: Anti dep better handled in tex clauseVincent Lejeune2013-06-071-0/+24
* Add missing zextloadi1 to i64 patterns. PR16721.Jakob Stoklund Olesen2013-06-071-0/+8
* Disallow i64 div/rem in PPC32 counter loopsHal Finkel2013-06-071-0/+93
* Revert commits related to stack warning.Quentin Colombet2013-06-072-48/+0
* Explicit triple in warn stack size test cases to not depend on OS.Quentin Colombet2013-06-072-4/+4
* R600: Fix calculation of stack offset in AMDGPUFrameLoweringTom Stellard2013-06-071-0/+33
* R600: Fix the fetch limits for R600 generation GPUsTom Stellard2013-06-072-0/+129
* Add a backend option to warn on a given stack size limit.Quentin Colombet2013-06-072-0/+48
* ARM FastISel integer sext/zext improvementsJF Bastien2013-06-079-29/+188
* Teach AsmPrinter how to print odd constants.Quentin Colombet2013-06-073-0/+52
* Fix a typo in asm string of BP* family of instructions. With this fixRoman Divacky2013-06-071-2/+2
* Support OpenBSD's native frame protection conventions.Rafael Espindola2013-06-071-0/+5
* [Sparc]: Use cmp instruction instead of subcc to compare integers.Venkatraman Govindaraju2013-06-074-17/+17
* R600: Add a pass that merge Vector RegisterVincent Lejeune2013-06-051-0/+30
* R600: Schedule copy from phys register at beginning of blockVincent Lejeune2013-06-0510-10/+10
* [mips] brcond + setgt/setugt instruction selection patterns.Akira Hatanaka2013-06-051-0/+134
* [PATCH] Fix VGATHER* operand constraintsMichael Liao2013-06-051-0/+18
* R600: Make sure to schedule AR register uses and defs in the same clauseTom Stellard2013-06-051-0/+32
* Revert "R600: Add a pass that merge Vector Register"Rafael Espindola2013-06-051-30/+0
* R600: Add a pass that merge Vector RegisterVincent Lejeune2013-06-041-0/+30
* R600: Const/Neg/Abs can be folded to dot4Vincent Lejeune2013-06-041-0/+27
* Cortex-R5 can issue Thumb2 integer division instructions.Evan Cheng2013-06-042-20/+23
* ARM: Fix crash in ARM backend inside of ARMConstantIslandPassDavid Majnemer2013-06-041-0/+14
* R600: Swizzle texture/export instructionsVincent Lejeune2013-06-041-5/+5
* R600: Add a test for r183108Vincent Lejeune2013-06-041-0/+2
* R600/SI: Add support for work item and work group intrinsicsTom Stellard2013-06-031-0/+211
* R600/SI: Add a calling convention for compute shadersTom Stellard2013-06-037-10/+10
* R600/SI: Custom lower i64 sign_extendTom Stellard2013-06-031-0/+12
* R600/SI: Add support for global loadsTom Stellard2013-06-031-3/+49
* R600: use capital letter for PV channelVincent Lejeune2013-06-0314-17/+17
* Sparc: Add support for indirect branch and blockaddress in Sparc backend.Venkatraman Govindaraju2013-06-031-0/+77
* Sparc: When storing 0, use %g0 directly in the store instruction instead ofVenkatraman Govindaraju2013-06-032-0/+27
* Sparc: Combine add/or/sethi instruction with restore if possible.Venkatraman Govindaraju2013-06-024-8/+125
* Sparc: Perform leaf procedure optimization by defaultVenkatraman Govindaraju2013-06-029-34/+36
* Sparc: Mark functions calling llvm.vastart and llvm.returnaddress intrinsics ...Venkatraman Govindaraju2013-06-012-0/+24
* Revert r183069: "TMP: LEA64_32r fixing"Tim Northover2013-06-011-4/+3
* TMP: LEA64_32r fixingTim Northover2013-06-011-3/+4
* X86: change MOV64ri64i32 into MOV32ri64Tim Northover2013-06-011-10/+10
* [Sparc] Generate correct code for leaf functions with stack objects Venkatraman Govindaraju2013-06-011-0/+23
* Temporarily Revert "X86: change MOV64ri64i32 into MOV32ri64" as itEric Christopher2013-05-311-10/+10
* Modify how the formulae are rated in Loop Strength Reduce.Quentin Colombet2013-05-311-3/+2
generated by cgit v1.1 at 2025-01-07 20:11:13 +0000