aboutsummaryrefslogtreecommitdiffstats
path: root/test/MC/Disassembler
Commit message (Expand)AuthorAgeFilesLines
* Fix issue with disassembler decoding CBZ/CBNZ immediates as negatives when th...Gordon Keiser2013-03-281-0/+3
* AArch64: implement GICv3 system registersTim Northover2013-03-281-0/+222
* Patch by Gordon Keiser!Joe Abbey2013-03-261-0/+2
* x86 -- disassemble the REP/REPNE prefix when neededDave Zarzycki2013-03-251-0/+15
* Fixes disassembler crashes on 2013 Haswell RTM instructions.Kevin Enderby2013-03-111-0/+9
* AArch64: remove post-encoder method from FCMP (immediate) instructions.Tim Northover2013-02-281-0/+8
* Make ARMAsmPrinter generate the correct alignment specifier syntax in instruc...Kristof Beyls2013-02-225-147/+147
* [XCore] Add missing 2r instructions.Richard Osborne2013-02-171-0/+9
* [XCore] Add TSETR instruction.Richard Osborne2013-02-171-0/+3
* [XCore] Add missing u10 / lu10 instructions.Richard Osborne2013-02-171-0/+12
* [XCore] Add missing u6 / lu6 instructions.Richard Osborne2013-02-171-0/+36
* death to extra whitespaceKay Tiong Khoo2013-02-141-20/+20
* added basic support for Intel ADX instructionsKay Tiong Khoo2013-02-142-0/+36
* Make ARMAsmParser accept the correct alignment specifier syntax in instructions.Kristof Beyls2013-02-141-1/+1
* added test cases for r174920 (prefetch disassembly)Kay Tiong Khoo2013-02-121-0/+6
* *fixed disassembly of some i386 system insts with intel syntaxKay Tiong Khoo2013-02-111-0/+13
* Add AArch64 CRC32 instructionsTim Northover2013-02-061-0/+17
* Add icache prefetch operations to AArch64Tim Northover2013-02-061-0/+38
* Add AArch64 as an experimental target.Tim Northover2013-01-317-0/+4331
* [XCore] Add missing l2rus instructions.Richard Osborne2013-01-271-0/+6
* [XCore] Add missing l2r instructions.Richard Osborne2013-01-271-0/+12
* [XCore] Add missing 1r instructions.Richard Osborne2013-01-271-0/+27
* [XCore] Add missing 0r instructions.Richard Osborne2013-01-271-0/+51
* Add instruction encodings / disassembly support for l4r instructions.Richard Osborne2013-01-251-0/+11
* Add instruction encodings / disassembly support for l5r instructions.Richard Osborne2013-01-251-0/+11
* Add instruction encodings / disassembly support for l6r instructions.Richard Osborne2013-01-231-0/+5
* Add instruction encodings / disassembly support for u10 / lu10 instructions.Richard Osborne2013-01-221-0/+14
* Add instruction encodings / disassembly support for u6 / lu6 instructions.Richard Osborne2013-01-211-0/+50
* Add instruction encoding / disassembly support for ru6 / lru6 instructions.Richard Osborne2013-01-211-0/+80
* Add instruction encodings / disassembly support for l2rus instructions.Richard Osborne2013-01-201-0/+11
* Add instruction encodings / disassembly support for l3r instructions.Richard Osborne2013-01-201-0/+44
* Add instruction encodings / disassembler support for 2rus instructions.Richard Osborne2013-01-201-0/+23
* Add instruction encodings / disassembly support 3r instructions.Richard Osborne2013-01-201-0/+38
* This is a resubmittal. For some reason it broke the bots yesterdayJack Carter2013-01-172-0/+12
* reverting 172579Jack Carter2013-01-162-12/+0
* Akira,Jack Carter2013-01-162-0/+12
* Fix suffix handling for parsing and printing of cvtsi2ss, cvtsi2sd, cvtss2si,...Craig Topper2013-01-062-10/+10
* Remove edis - the enhanced disassembler. Fixes PR14654.Roman Divacky2012-12-191-10/+0
* Add instruction encodings / disassembly support for l2r instructions.Richard Osborne2012-12-171-0/+32
* Add instruction encodings for PEEK and ENDIN.Richard Osborne2012-12-171-0/+6
* Add instruction encodings / disassembly support for rus instructions.Richard Osborne2012-12-171-0/+20
* Add instruction encodings for ZEXT and SEXT.Richard Osborne2012-12-171-0/+6
* Add instruction encodings / disassembly support for 2r instructions.Richard Osborne2012-12-171-0/+74
* Add instruction encodings / disassembly support for 0r instructions.Richard Osborne2012-12-171-0/+20
* Add tests for disassembly of 1r XCore instructions.Richard Osborne2012-12-162-0/+45
* Added a option to the disassembler to print immediates as hex.Kevin Enderby2012-12-052-0/+15
* Fixed the arm disassembly of invalid BFI instructions to not build a bad MCInstKevin Enderby2012-11-291-0/+11
* Make this test less sensitive.Eli Bendersky2012-11-261-4/+4
* Remove DOS line endings.Jakub Staszak2012-11-144-316/+316
* [mips] Fix disassembler test cases.Akira Hatanaka2012-11-024-24/+24