aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/X86/X86InstrSSE.td
Commit message (Expand)AuthorAgeFilesLines
* fix some more ambiguous patterns, remove another nontemporalstoreChris Lattner2010-03-081-10/+7
* remove a non-temporal store pattern which is not tested and Chris Lattner2010-03-081-3/+0
* Implement XMM subregs.Dan Gohman2010-02-281-130/+111
* The mayHaveSideEffects flag is no longer used.Dan Gohman2010-02-271-8/+8
* Delete a bunch of redundant predicates.Dan Gohman2010-02-261-44/+41
* remove a bunch of dead named arguments in input patterns,Chris Lattner2010-02-231-2/+2
* add a missing type cast.Chris Lattner2010-02-181-1/+1
* Add support for emitting non-temporal stores for DAGs markedDavid Greene2010-02-161-8/+70
* revert r96241. It breaks two regression tests, isn't documented,Chris Lattner2010-02-151-70/+8
* Add support for emitting non-temporal stores for DAGs markedDavid Greene2010-02-151-8/+70
* Remove special cases for [LM]FENCE, MONITOR and MWAIT fromChris Lattner2010-02-121-4/+4
* Add a missing pattern for movhps so that we get:Nate Begeman2010-02-121-0/+3
* Fix the encoding of the movntdqa X86 instruction. It was missing the 0x66Kevin Enderby2010-02-101-1/+2
* really kill off the last MRMInitReg inst, remove logic from encoder.Chris Lattner2010-02-051-5/+5
* lower the last of the MRMInitReg instructions in MCInstLower.Chris Lattner2010-02-051-5/+6
* Implement a feature (-vector-unaligned-mem) to allow targets toDavid Greene2010-01-111-4/+6
* Remove target attribute break-sse-dep. Instead, do not fold load into sse par...Evan Cheng2009-12-221-5/+5
* On recent Intel u-arch's, folding loads into some unary SSE instructions canEvan Cheng2009-12-181-7/+13
* Instruction fixes, added instructions, and AsmString changes in theSean Callanan2009-12-181-98/+126
* Optimize splat of a scalar load into a shuffle of a vector load when it's leg...Evan Cheng2009-12-091-1/+1
* Recommitting PALIGNR shift width fixes.Sean Callanan2009-11-201-8/+8
* Reverting PALIGNR fix until I figure out how thisSean Callanan2009-11-201-8/+8
* Fixed PALIGNR to take 8-bit rotations in all cases.Sean Callanan2009-11-201-8/+8
* Re-apply 89011. It's not to be blamed.Evan Cheng2009-11-171-3/+3
* Revert 89011. Buildbot thinks it might be breaking stuff.Evan Cheng2009-11-171-3/+3
* A few more instructions that should be marked re-materializable.Evan Cheng2009-11-171-3/+3
* - Check memoperand alignment instead of checking stack alignment. Most load /...Evan Cheng2009-11-161-1/+1
* x86 vector shuffle cleanup/fixes:Nate Begeman2009-11-071-29/+7
* Fix a couple of shuffle patterns to use movhlps insteadEric Christopher2009-11-071-9/+9
* Rename usesCustomDAGSchedInserter to usesCustomInserter, and update aDan Gohman2009-10-291-6/+5
* X86 palignr intrinsics immediate field is in bits. ISel must transform it int...Evan Cheng2009-10-281-24/+29
* Add support for matching shuffle patterns with palignr.Nate Begeman2009-10-191-0/+33
* Add support for rematerializing FsFLD0SS and FsFLD0SD as constant-poolDan Gohman2009-09-211-2/+4
* Added a variety of floating-point and SSE instructions.Sean Callanan2009-09-161-0/+21
* Fixed PCMPESTRM128 to have opcode 0x60 instead of 0x62, as specified by theSean Callanan2009-08-201-2/+2
* Implement sse4.2 string/text processing instructions:Eric Christopher2009-08-181-0/+117
* Add 'isCodeGenOnly' bit to Instruction .td records.Daniel Dunbar2009-08-111-4/+6
* Fix up whitespace, remove commented out code.Eric Christopher2009-08-101-29/+14
* llvm-mc/AsmMatcher: Change assembler parser match classes to their own recordDaniel Dunbar2009-08-101-2/+2
* Extend comment on ParserMatchClass .td field, and add some missingDaniel Dunbar2009-08-091-0/+2
* Add crc32 instruction and intrinsics. Add a new class of prefixEric Christopher2009-08-081-0/+72
* Whitespace and 80-col cleanup.Eric Christopher2009-07-311-153/+167
* Add a new register class to describe operands that can't be SP,Dan Gohman2009-07-301-2/+2
* Add support for gcc __builtin_ia32_ptest{z,c,nzc} intrinsics. LowerEric Christopher2009-07-291-2/+11
* Update insertps handling based on feedback. Move to a v4f32 styleEric Christopher2009-07-241-14/+10
* Support insertps via the intrinsic and add a couple of simpleEric Christopher2009-07-231-2/+14
* Fix for PR2484: add an SSE1 pattern for a shuffle we normally prefer to Eli Friedman2009-06-191-0/+6
* Fix an obvious typo.Eli Friedman2009-06-061-1/+1
* The MONITOR and MWAIT instructions have insufficient information forBill Wendling2009-05-281-2/+2
* Fix MOVMSKPDrr encoding.Evan Cheng2009-05-281-1/+1