aboutsummaryrefslogtreecommitdiffstats
path: root/test/CodeGen/ARM
Commit message (Expand)AuthorAgeFilesLines
* Tests: Use CHECK-LABEL where possibleMatthias Braun2013-10-104-15/+15
* ARM: correct liveness flags during ARMLoadStoreOptTim Northover2013-10-101-0/+40
* Struct byval: use the correct alignment for loads generated to loadManman Ren2013-10-071-0/+27
* Change objectsize intrinsic to accept different address spaces.Matt Arsenault2013-10-071-2/+2
* [ARM] Improve build attributes emission.Amara Emerson2013-10-072-4/+117
* ARM: optimizeSelect has to consider the previous register classMatthias Braun2013-10-041-0/+23
* ARM: do not add a regmask for TAILJUMPsMatthias Braun2013-10-041-0/+35
* ARM: preserve undef flag in pseudo instruction expandersMatthias Braun2013-10-041-0/+7
* [arm] Enhance the test case by checking .fpu directive.Logan Chien2013-10-031-0/+1
* ARM: support interrupt attributeTim Northover2013-10-011-0/+130
* [ARM] Introduce the 'sevl' instruction in ARMv8.Joey Gouly2013-10-011-0/+3
* TBAA: remove !tbaa from testing cases when they are not needed.Manman Ren2013-09-303-43/+29
* Fix PR 17372: Emitting PLD for stack address for ARM Thumb2Weiming Zhao2013-09-261-0/+22
* [ARM] Use the load-acquire/store-release instructions optimally in AArch32.Amara Emerson2013-09-262-15/+1345
* Fix PR 17368: disable vector mul distribution for square of add/sub for ARMWeiming Zhao2013-09-251-0/+11
* [PR16882] Ignore noreturn definitions when setting isPhysRegUsed.Quentin Colombet2013-09-251-0/+38
* CriticalAntiDepBreaker is no longer needed for armv7 scheduling.Andrew Trick2013-09-253-5/+5
* Initialize BSSSection explicitly in InitMachOMCObjectFileInfo() to appease msvc.NAKAMURA Takumi2013-09-211-3/+0
* llvm/test: Mark 3 tests as XFAIL:msvc.NAKAMURA Takumi2013-09-201-0/+3
* [ARMv8] Add support for the v8 cryptography extensions.Amara Emerson2013-09-191-0/+57
* [SelectionDAG] Teach the vector scalarizer about TRUNCATE.Quentin Colombet2013-09-171-0/+20
* [ARMv8] Change hasV8Fp to hasFPARMv8, and other command line optionsJoey Gouly2013-09-133-24/+24
* [ARMv8] Emit the proper .fpu directive.Joey Gouly2013-09-131-0/+7
* [ARMv8] Prevent generation of deprecated IT blocks on ARMv8 in Thumb mode.Joey Gouly2013-09-095-2/+53
* Debug Info Testing: update context from empty string to null.Manman Ren2013-09-081-1/+1
* Debug Info Testing: updated to use NULL instead of "i32 0" in a few fields.Manman Ren2013-09-068-48/+48
* Debug Info Testing: Updated to use null instead of "i32 0" for containing-typeManman Ren2013-09-063-27/+27
* [ARMv8] Implement the new DMB/DSB operands.Joey Gouly2013-09-051-0/+16
* Reverting 190043 for now.Tilmann Scheller2013-09-051-76/+0
* ARM: Add GPR register class excluding LR for use with the ADR instruction.Tilmann Scheller2013-09-051-0/+76
* Expand and rewrite comment.Eric Christopher2013-09-041-3/+4
* Change swift/vldm test case to be less dependent on allocation orderArnold Schwaighofer2013-09-041-16/+16
* Swift: Only build vldm/vstm with q register aligned register listsArnold Schwaighofer2013-09-041-0/+28
* Fix scheduling for vldm/vstm instructions that load/store more than 32 bytes ...Silviu Baranga2013-09-041-0/+71
* Revert "Revert "ARM: Improve pattern for isel mul of vector by scalar.""Jim Grosbach2013-09-031-0/+18
* ARM: Default to the Swift CPU when targeting armv7s/thumbv7s.Tilmann Scheller2013-09-021-1/+1
* Revert 189756 for now, it doesn't match what rdar://14871821 really wants.Tilmann Scheller2013-09-022-3/+3
* ARM: Default to Swift when compiling for iOS 6 or later.Tilmann Scheller2013-09-022-3/+3
* Revert "ARM: Improve pattern for isel mul of vector by scalar."Michael Gottesman2013-08-301-18/+0
* ARM: Improve pattern for isel mul of vector by scalar.Jim Grosbach2013-08-291-0/+18
* ARM: remove unused v(add|sub)hn and vqdml[as]l intrinsics.Tim Northover2013-08-283-144/+0
* ARM: add patterns for vqdmlal with separate vqdmull and vqaddsTim Northover2013-08-281-0/+90
* ARM: add natural patterns for vaddhl and vsubhl.Tim Northover2013-08-272-0/+54
* Debug Info: add an identifier field to DICompositeType.Manman Ren2013-08-2612-42/+42
* ARM: Enable machine verifier for a few more tests.Jim Grosbach2013-08-262-3/+3
* ARM: Constrain regclass for TSTri instruction.Jim Grosbach2013-08-261-1/+1
* ARM: FastISel verifier error cleanup.Jim Grosbach2013-08-261-1/+1
* [ARM] Fix another ARM FastISel -verify-machineinstrs issue.Joey Gouly2013-08-231-3/+3
* [ARMv8] Add CodeGen for VMAXNM/VMINNM.Joey Gouly2013-08-231-0/+46
* [stack protector] Work around an issue with the BMOVPCB_CALL instruction on A...Michael Gottesman2013-08-221-0/+32
generated by cgit v1.1 at 2025-01-09 06:04:45 +0000