aboutsummaryrefslogtreecommitdiffstats
path: root/test/CodeGen/Hexagon
Commit message (Expand)AuthorAgeFilesLines
* TBAA: remove !tbaa from testing cases when they are not needed.Manman Ren2013-09-302-10/+3
* Debug Info Testing: use null instead of an empty string in context field.Manman Ren2013-09-091-1/+1
* Debug Info Testing: updated to use NULL instead of "i32 0" in a few fields.Manman Ren2013-09-061-1/+1
* Debug Info: add an identifier field to DICompositeType.Manman Ren2013-08-261-1/+1
* TBAA: remove !tbaa from testing cases when they are not needed.Manman Ren2013-08-212-267/+257
* [tests] Cleanup initialization of test suffixes.Daniel Dunbar2013-08-161-2/+0
* Refactor isInTailCallPosition handlingTim Northover2013-08-061-0/+28
* Debug Info Verifier: verify SPs in llvm.dbg.sp.Manman Ren2013-07-271-9/+10
* Debug Info: improve the verifier to check field types.Manman Ren2013-07-251-2/+2
* Debug Info: improve the Finder.Manman Ren2013-07-241-1/+1
* Convert CodeGen/*/*.ll tests to use the new CHECK-LABEL for easier debugging....Stephen Lin2013-07-137-7/+7
* Hexagon: Pass to replace tranfer/copy instructions into combine instructionJyotsna Verma2013-05-142-6/+38
* Hexagon: Add patterns to generate 'combine' instructions.Jyotsna Verma2013-05-141-0/+80
* Hexagon: ArePredicatesComplement should not restrict itself to TFRs.Jyotsna Verma2013-05-141-0/+32
* Hexagon: Test case to check if branch probabilities are properly reflected inJyotsna Verma2013-05-141-0/+79
* Hexagon: Fix switch cases in HexagonVLIWPacketizer.cpp.Jyotsna Verma2013-05-101-0/+28
* Hexagon: Use relation map for getMatchingCondBranchOpcode() and Jyotsna Verma2013-05-091-0/+30
* Hexagon: Fix Small Data support to handle -G 0 correctly.Jyotsna Verma2013-05-071-0/+26
* Reverting r181331.Jyotsna Verma2013-05-071-26/+0
* Hexagon: Fix Small Data support to handle -G 0 correctly.Jyotsna Verma2013-05-071-0/+26
* Hexagon - Add peephole optimizations for zero extends.Pranav Bhandarkar2013-05-022-6/+24
* TBAA: remove !tbaa from testing cases if not used.Manman Ren2013-04-306-40/+19
* Hexagon: Use multiclass for combine and STri[bhwd]_shl_V4 instructions.Jyotsna Verma2013-04-231-0/+45
* Hexagon: Remove assembler mapped instruction definitions.Jyotsna Verma2013-04-231-0/+87
* Hexagon: Remove duplicate instructions to handle global/immediate valuesJyotsna Verma2013-04-231-0/+18
* Hexagon: Enable SupportDebugInfomation and DwarfInSection flags.Jyotsna Verma2013-03-281-1/+0
* Hexagon: Use multiclass for gp-relative instructions.Jyotsna Verma2013-03-281-0/+33
* Hexagon: Use multiclass for aslh, asrh, sxtb, sxth, zxtb and zxth.Jyotsna Verma2013-03-261-0/+21
* Hexagon: Add and enable memops setbit, clrbit, &,|,+,- for byte, short, and w...Jyotsna Verma2013-03-224-0/+1465
* Hexagon: Removed asserts regarding alignment and offset.Jyotsna Verma2013-03-141-0/+16
* Hexagon: Add patterns for zero extended loads from i1->i64.Jyotsna Verma2013-03-081-0/+25
* Hexagon: Handle i8, i16 and i1 Var Args.Jyotsna Verma2013-03-073-0/+124
* Hexagon: Add support to lower block address.Jyotsna Verma2013-03-072-0/+78
* reverting patch 176508.Jyotsna Verma2013-03-052-78/+0
* Hexagon: Add support for lowering block address.Jyotsna Verma2013-03-052-0/+78
* Hexagon: Expand addc, adde, subc and sube.Jyotsna Verma2013-03-052-0/+63
* Hexagon: Add encoding bits to the TFR64 instructions.Jyotsna Verma2013-03-052-5/+5
* Hexagon: Add constant extender support framework.Jyotsna Verma2013-03-012-0/+61
* Hexagon: Expand cttz, ctlz, and ctpop for now.Anshuman Dasgupta2013-02-211-0/+34
* Hexagon: Move HexagonMCInst.h to MCTargetDesc/HexagonMCInst.h.Jyotsna Verma2013-02-202-2/+59
* Hexagon: add support for predicate-GPR copies.Anshuman Dasgupta2013-02-131-0/+8
* Hexagon: Use absolute addressing mode loads/stores for global+offset Jyotsna Verma2013-02-132-0/+86
* Hexagon: Add support to generate predicated absolute addressing modeJyotsna Verma2013-02-121-0/+19
* Extend Hexagon hardware loop generation to handle various additional cases:Krzysztof Parzyszek2013-02-117-0/+1528
* Hexagon: Use TFR_cond with cmpb.[eq,gt,gtu] to handleJyotsna Verma2013-02-053-0/+322
* Hexagon: Add testcase for post-increment store instructions.Jyotsna Verma2013-02-051-0/+29
* Hexagon: Use multiclass for absolute addressing mode stores.Jyotsna Verma2013-02-051-0/+46
* Hexagon: Add V4 compare instructions. Enable relationship mappingJyotsna Verma2013-02-052-0/+77
* Hexagon: Add V4 combine instructions and some more Def Pats for V2.Jyotsna Verma2013-02-042-1/+56
* Hexagon: Test case to confirm generation of indexed loads with zero offset.Jyotsna Verma2013-02-011-0/+70